Digital Signal Processors

In Brief . . .

Drawing on both design excellence and expertise in manufacturing, Motorola has created a range of architecturally compatible digital signal processing chips. The philosophy behind the Digital Signal Processor (DSP) families has been to create compatibility between products, as well as to conform to international standards.

Motorola offers a complete portfolio of 16- and 24-bit fixed point and 32-bit floating point DSPs. In addition, we offer a comprehensive array of development tools to give the designer access to the full power and versatility of the DSPs with minimum fuss. All the tools were designed for ease of use and functionality. They provide a low-cost means of evaluation and greatly simplify the design and development phase of a DSP project.
16-/24-/32-Bit Families—Your Complete DSP Solution

DSP56000—24-Bit Digital Signal Processors

The DSP56000 family of 24-bit, fixed point, general purpose Digital Signal Processors is Motorola’s original DSP family and has set the standard for high end DSP devices with its triple Harvard architecture of seven internal buses and three parallel execution units—Data ALU, Address Generation Unit, and Program Controller. Motorola has retained architectural compatibility with the 24-bit family into the 16-bit DSP56100 and 32-bit DSP96002 products helping to preserve our customer software investment.

The DSP56000 family of HCMOS, 24-bit DSP devices consists of the DSP56002, DSP56L002, DSP56004, DSP56007, DSP56009, DSP56011, and the transitional DSP56001A. All these products are source code compatible and are used extensively in telecommunications, control, and audio applications. The DSP56000 family’s unique 24-bit architecture has made these products the industry standard for CD-quality digital audio processing.

DSP56000 Core Features
- Efficient, object code compatible, 24-bit 56000 family DSP engine
  - Up to 33 Million Instructions Per Second (MIPS)
  - 30.3 ns instruction cycle at 66 MHz
  - Up to 198 Million Operations Per Second (MOPS) at 66 MHz
  - Performs a 1024-point complex Fast Fourier Transform (FFT) in 59,898 clocks
  - Highly parallel instruction set with unique DSP addressing modes
  - Two 56-bit accumulators including extension byte
  - Parallel 24 x 24-bit multiply-accumulate in 1 instruction cycle (2 clock cycles)
  - Double precision 48 x 48-bit multiply with 96-bit result in 6 instruction cycles
  - 56-bit Addition/Subtraction in 1 instruction cycle
  - Fractional and integer arithmetic with support for multiprecision arithmetic
  - Hardware support for block-floating point FFT
  - Hardware nested DO loops
  - Zero-overhead fast interrupts (2 instruction cycles)
  - Four 24-bit internal data buses and three 16-bit internal address buses for maximum information transfer on-chip

DSP56002 Features
- On-chip Harvard architecture permitting simultaneous accesses to program and two data memories
- Two 256 x 24-bit on-chip data RAMs
- Two 256 x 24-bit on-chip data ROMs containing sine, A-law, and μ-law tables
- Two 256 x 24-bit on-chip data ROMs containing sine, A-law, and μ-law tables
- External memory expansion with 16-bit address and 24-bit data buses
- 512 x 24-bit on-chip Program RAM and 64 x 24-bit bootstrap ROM
- Two 256 x 24-bit on-chip data RAMs

- Two 256 x 24-bit on-chip data ROMs containing sine, A-law, and μ-law tables
- External memory expansion with 16-bit address and 24-bit data buses
- Bootstrap loading from external data bus, Host Interface, or Serial Communications Interface

Peripheral and Support Circuits
- Byte-wide Host Interface (HI) with Direct Memory Access support
- Synchronous Serial Interface (SSI) to communicate with codecs and synchronous serial devices
  - Up to 32 software-selectable time slots in Network mode
- Serial Communication Interface (SCI) for full-duplex asynchronous communications
- 24-bit Timer/Event Counter also generates and measures digital waveforms
- On-chip peripheral registers memory mapped in data memory space
- Double buffered peripheral supply options
- Up to twenty-five general purpose I/O (GPIO) pins
- Three external interrupt request pins; one non-maskable
DSP56000—24-Bit Digital Signal Processors (continued)

- On-Chip Emulation (OnCE™) port for unobtrusive, processor speed-independent debugging
- Software-programmable, Phase Lock Loop-based (PLL) frequency synthesizer for the core clock
- Power-saving Wait and Stop modes
- Fully static, HCMOS design for operating frequencies from 80 MHz, 66 MHz, or 40 MHz down to DC
- 132-pin Ceramic Pin Grid Array (PGA) package; 13 x 13 array
- 132-pin Plastic Quad Flat Pack (PQFP) surface-mount package; 24 x 24 x 4 mm
- 144-pin Thin Quad Flat Pack (TQFP) surface-mount package; 20 x 20 x 1.4 mm
- 3.3 V (DSP56L002) and 5 V (DSP56002) power supply options

DSP56004/DSP56007 Features

Digital Signal Processing Core
- Efficient, object-code compatible, 24-bit DSP56000 family DSP engine

Memory
- DSP56004 memory: 512 words Program RAM, 2 x 256 words data RAM, 2 x 256 words data ROM
- DSP56007 memory: 6400 words Program ROM, 3200 words data RAM, 1024 words data ROM

Peripheral and Support Circuits
- Serial Audio Interface (SAI) includes 2 receivers and 3 transmitters, master or slave capability, and implementation of I²S, Sony, and Matsushita audio protocols; two sets of SAI interrupt vectors
- Serial Host Interface (SHI) features single master capability, 10-word receive FIFO, and support for 8-, 16-, and 24-bit words
- External Memory Interface (EMI), implemented as a peripheral supporting:
  - Page-mode DRAMs (one or two chips): 64 K x 4, 256 K x 4, and 4M x 4 bits
  - SRAMs (one to four): 256 K x 8 bits
  - Data bus may be 4 or 8 bits wide
  - Data words may be 8, 12, 16, 20, or 24 bits wide
- Four dedicated, independent, programmable General Purpose I/O (GPIO) lines
- On-chip peripheral registers memory mapped in data memory space
- Three external interrupt request pins
- On-Chip Emulation (OnCE™) port for unobtrusive, processor speed-independent debugging
- Software-programmable, Phase Lock Loop-based (PLL) frequency synthesizer for the core clock
- Power-saving Wait and Stop modes
- Fully static, HCMOS design for operating frequencies from 40, 50, 66, and 80 MHz down to DC
- 80-pin plastic Quad Flat Pack surface-mount package; 14 x 14 x 2.45 mm; 0.65 mm lead pitch
- 3.3 V (DSP56L007) and 5 V (DSP56007) power supply options

DSP56009 Features

Digital Signal Processing Core
- Efficient, object-code compatible, 24-bit DSP56000 family DSP engine
- Completely pin-compatible with DSP56004 and DSP56007 for easy upgrades
- 5 V power supply

Memory
- On-chip Harvard architecture permitting simultaneous accesses to program and two data memories
- 10240 x 24-bit on-chip Program ROM
- 4608 x 24-bit on-chip X data RAM and 3072 x 24-bit on-chip X data ROM
- 4352 x 24-bit on-chip Y data RAM and 1792 x 24-bit on-chip Y data ROM
- 512 x 24-bit on-chip Program RAM and 64 x 24-bit bootstrap ROM
- Up to 2304 x 24-bit from X and Y data RAM can be switched to Program RAM giving a total of 2816 x 24 bits of Program RAM
- Bootstrap loading from Serial Host Interface or External Memory Interface

DSP56011 Features

Digital Signal Processing Core
- Efficient, object-code compatible, 24-bit DSP56000 family DSP engine

Memory
- Modified Harvard architecture allows simultaneous access to program and data memories
- 12800 x 24-bit on-chip Program ROM
- 4096 x 24-bit on-chip X data RAM and 3584 x 24-bit on-chip X data ROM
- 4352 x 24-bit on-chip Y data RAM and 2048 x 24-bit on-chip Y data ROM
- 512 x 24-bit on-chip Program RAM and 64 x 24-bit bootstrap ROM
- As much as 2304 x 24 bits of X- and Y-data RAM can be switched to Program RAM, giving a total of 2816 x 24 bits of Program RAM

Peripheral and Support Circuits
- Serial Audio Interface (SAI) includes two receivers and three transmitters, master or slave capability, and implementation of I²S, Sony, and Matsushita audio protocols; two sets of SAI interrupt vectors
- Serial Host Interface (SHI) features single master capability, SPI and I²C protocols, 10-word receive FIFO, and support for 8-, 16-, and 24-bit words
- Byte-wide Parallel Host Interface with DMA support capable of reconfiguration as fifteen General Purpose Input/Output (GPIO) lines

*These ROMs may be factory programmed with data/program provided by the application developer.
**DSP56000—24-Bit Digital Signal Processors (continued)**

- Digital Audio Transmitter (DAX) features one serial transmitter capable of supporting SPDIF, IEC958, CP-340, and AES/EBU formats
- Eight dedicated, independent, programmable GPIO lines
- On-chip peripheral registers memory mapped in data memory space
- OnCE port for unobtrusive, processor speed-independent debugging
- Software programmable PLL-based frequency synthesizer for the core clock
- Power saving Wait and Stop modes
- Fully static, HCMOS design for operating frequencies from 81 MHz down to DC
- 100-pin plastic Thin Quad Flat Pack (TQFP) surface-mount package
- 5 V power supply

**DSP56100—16-Bit Digital Signal Processors**

The DSP56100 family of HCMOS, low-power, 16-bit fixed point general purpose Digital Signal Processors (DSPs) is ideal for high end speech coding, telecommunications, and control applications. The first DSP56100 family member, the DSP56156, combines the high-speed core with 8 K bytes RAM, two serial ports, one parallel port, codec, Phase Lock Loop (PLL), and an On-Chip Emulation (OnCE™) port. The DSP56166, the second member of the DSP56100 family, has identical packaging and pinout to the DSP56156 with different memory configuration and peripherals.

**DSP56156 Features**

**Digital Signal Processing Core**

- Efficient, object code compatible, 16-bit 56100-family DSP engine
  - Up to 30 Million Instructions Per Second (MIPS); 33 ns instruction cycle at 60 MHz
  - Up to 180 Million Operations Per Second (MOPS) at 60 MHz
- Highly parallel instruction set with unique DSP addressing modes
- Two 40-bit accumulators including extension byte
- Parallel 16 x 16-bit multiply-accumulate in 1 instruction cycle (2 clock cycles)
- Double precision 32 x 32-bit multiply with 72-bit result in 6 instruction cycles
- Least Mean Square (LMS) adaptive loop filter in 2 instructions
- 40-bit Addition/Subtraction in 1 instruction cycle
- Fractional and integer arithmetic with support for multiprecision arithmetic
- Hardware support for block-floating point FFT
- Hardware-nested DO loops including infinite loops
- Zero-overhead fast interrupts (2 instruction cycles)
- Three 16-bit internal data buses and three 16-bit internal address buses for maximum information transfer on-chip

**Memory**

- On-chip Harvard architecture permitting simultaneous accesses to program and memories
- 2048 x 16-bit on-chip Program RAM and 64 x 16-bit bootstrap ROM (or 12 K x 16-bit on-chip Program ROM on the DSP56156)
- 2048 x 16-bit on-chip data RAM
- External memory expansion with 16-bit address and data buses
- Bootstrap loading from external data bus, Host Interface, or Synchronous Serial Interface
Peripheral and Support Circuits

- Byte-wide Host Interface (HI) with Direct Memory Access (DMA) support
- Two Synchronous Serial Interfaces (SSI) to communicate with codecs and synchronous serial devices
  - Built in μ-law and A-law compression/expansion
  - Up to 32 software-selectable time slots in Network mode
- 16-bit Timer/Event Counter also generates and measures digital waveforms
- On-chip sigma-delta voice band codec
  - Sampling clock rates between 100 kHz and 3 MHz
  - Four software-programmable decimation/interpolation ratios
  - Internal voltage reference (2/5 of positive power supply)
  - No external components required
- On-chip peripheral registers memory mapped in data memory space
- Double buffered peripherals
- Up to twenty seven General Purpose I/O pins
- Two external interrupt request pins
- OnCE port for unobtrusive, processor speed-independent debugging
- Software-programmable, Phase Lock Loop-based (PLL) frequency synthesizer for the core clock

Miscellaneous Features

- Power-saving Wait and Stop modes
- Fully static, HCMOS design for operating frequencies from 40 or 60 MHz down to DC
- 112-pin Ceramic Quad Flat Pack (CQFP) surface-mount package; 20 x 20 x 3 mm
- 112-pin Plastic Thin Quad Flat Pack (TQFP) surface-mount package; 20 x 20 x 1.4 mm
- 5 V power supply

DSP56167 Features

- Digital Signal Processing Core
  - Up to 30 Million Instructions Per Second (MIPS) at 60 MHz with 33.3 ns instruction cycle
  - Single-cycle 16 x 16-bit parallel Multiplier-Accumulator (MAC)
  - 2 x 40-bit accumulators with extension byte
  - Fractional and integer arithmetic with support for multiprecision arithmetic
  - Highly parallel instruction set with unique DSP addressing modes
  - Nested hardware DO loops including infinite loops and DO zero loop
  - Two instruction LMS adaptive filter loop
  - Fast auto-return interrupts
  - Three external interrupt request pins

- Three 16-bit internal data and three 16-bit internal address buses
- Individual programmable wait states on the external bus for program, data, and peripheral memory spaces
- Programmable Absolute Short addressing mode
- Off-chip memory-mapped peripheral space with programmable access time and separate peripheral enable pin
- Peripheral Address Generation Unit (PAGU)
- On-chip memory-mapped peripheral registers
- On-Chip Emulation (OnCE™) port for unobtrusive, processor speed-independent debugging with DR line static latch with Reset

- Memory
  - Modified Harvard architecture permits simultaneous accesses to program and data memories
  - 2 K x 16-bit on-chip Program RAM
  - 4 K x 16-bit on-chip data RAM
  - 64 x 16-bit bootstrap ROM
  - External memory expansion with 16-bit address and data buses with static latches with Reset and software-controlled BG pull-down
  - Bootstrap loading from external byte-wide Program ROM, Host Interface, or 16-bit Synchronous Serial Interface (SSI0)

- Peripherals
  - Up to twenty-five General Purpose Input/Output (GPIO) pins, depending on which peripherals are enabled
  - Byte-wide Host Interface with Direct Memory Access (DMA) support (or up to fifteen Port B GPIO lines)
  - On-chip SD voice band codec, Analog-to-Digital (A/D) and Digital-to-Analog (D/A)
  - Internal voltage reference (1/2 of positive power supply) and split-voltage operation (with respect to the core)
  - No off-chip components required
  - 16-bit SSI support: two 4-pin ports (or up to eight Port C GPIO lines)
  - One 16-bit timer/event counter (or two Port C GPIO lines)
  - Double-buffered peripherals
  - Independent external chip enables BR and PEREN during Bus Master mode
  - Software-programmable, Phase Lock Loop-based (PLL) frequency synthesizer for the DSP core clock with a wide input frequency range (12.2 kHz to 60 MHz) that initializes to a preset low frequency operation during hardware reset

- Energy Efficient Design
  - Power-saving Wait and Stop modes
  - Fully static, HCMOS design allows operation from 60 MHz down to DC operating frequencies
  - 112-pin plastic Thin Quad Flat Pack (TQFP) surface-mount package
DSP56300—24-Bit Digital Signal Processors

The first programmable Motorola DSP product to provide a true single-clock-cycle execution, the DSP56300 core effectively doubles the number of instructions executed without increasing clock speed, providing 80 MIPS of performance at 80 MHz, while retaining code compatibility with the rest of the Motorola DSP offerings. The DSP56300 family offers a new level of performance in MIPS, a rich instruction set and low power dissipation, enabling a new generation of products in wireless, telecommunications, and multimedia.

Several significant architectural enhancements include a barrel shifter, 24-bit addressing, instruction cache, and DMA functionality. The DSP56301 offers 66/80 MIPS using an internal 66/80 MHz clock at 3.0–3.6 V.

DSP56301 Features
High Performance DSP56300 Core
- 66/80 Million Instructions Per Second (MIPS) with a 66/80 MHz clock at 3.3 V
- Object code compatible with the DSP56000 core
- Highly parallel instruction set
- Data Arithmetic Logic Unit (Data ALU)
- Fully pipelined 24 x 24-bit parallel Multiplier-Accumulator (MAC)
- 56-bit parallel barrel shifter (fast shift and normalization; bit stream generation and parsing)
- Conditional ALU instructions
- 24-bit or 16-bit arithmetic support under software control
- Program Control Unit (PCU)
  - Position Independent Code (PIC) support
- Addressing modes optimized for DSP applications (including immediate offsets)
  - On-chip instruction cache controller
  - On-chip memory-expandable hardware stack
  - Nested hardware DO loops
  - Fast auto-return interrupts
- Direct Memory Access (DMA)
  - Six DMA channels supporting internal and external accesses
  - One-, two-, and three-dimensional transfers (including circular buffering)
DSP56300—24-Bit Digital Signal Processors (continued)

- End-of-block-transfer interrupts
- Triggering from interrupt lines and all peripherals

- Phase Lock Loop (PLL)
  - Allows change of low power Divide Factor (DF) without loss of lock
  - Output clock with skew elimination

- Hardware debugging support
  - On-Chip Emulation (OnCE™) module
  - Joint Action Test Group (JTAG) Test Access Port (TAP) port
  - Address Tracing mode reflects internal Program RAM accesses at the external port

On-Chip Memories
- 4096 x 24-bit Program RAM (or, if the cache option is enabled, 1024 x 24-bit Instruction Cache and 3072 x 24-bit Program RAM)
- 2048 x 24-bit X data RAM
- 2048 x 24-bit Y data RAM
- 192 x 24-bit bootstrap ROM

Off-Chip Memory Expansion
- Data memory expansion to two 16 M x 24-bit word memory spaces
- Program memory expansion to one 16 M x 24-bit words memory space
- External memory expansion port
- Chip Select Logic for glueless interface to SRAMs and SSRAMs
- On-chip DRAM controller for glueless interface to DRAMs

On-Chip Peripherals
- 32-bit parallel PCI/Universal Host Interface (HI32), PCI Rev. 2.1 compliant with glueless interface to other DSP563xx buses
- ISA interface requires only 74LS45-style buffer
- Two Enhanced Synchronous Serial Interfaces (ESSI0 and ESSI1)
- Serial Communications Interface (SCI) with baud rate generator
- Triple timer module
- Up to forty-two programmable General Purpose Input/Output pins (GPIO), depending on which peripherals are enabled

Reduced Power Dissipation
- Very low power CMOS design
- Wait and Stop low power standby modes
- Fully-static logic, operation frequency down to 0 Hz (DC)
- Optimized power management circuitry (instruction-dependent, peripheral-dependent, and mode-dependent)

Target Applications
- The DSP56301 is intended for general-purpose digital signal processing, particularly in multimedia and telecommunication applications, such as videoconferencing and cellular telephony.

DSP56302 Features

High Performance DSP56300 Core
- 66 Million Instructions Per Second (MIPS) with a 66 MHz clock
- Object code compatible with the DSP56000 core
- Highly parallel instruction set

- Data Arithmetic Logic Unit (Data ALU)
  - Fully pipelined 24 x 24-bit parallel Multiplier-Accumulator (MAC)
  - 56-bit parallel barrel shifter (fast shift and normalization; bit stream generation and parsing)
  - Conditional ALU instructions
  - 24-bit or 16-bit arithmetic support under software control

- Program Control Unit (PCU)
  - Position Independent Code (PIC) support
  - Addressing modes optimized for DSP applications (including immediate offsets)
  - On-chip instruction cache controller
  - On-chip memory-expandable hardware stack
  - Nested hardware DO loops
  - Fast auto-return interrupts

- Direct Memory Access (DMA)
  - Six DMA channels supporting internal and external accesses
  - One-, two-, and three-dimensional transfers (including circular buffering)
  - End-of-block-transfer interrupts
  - Triggering from interrupt lines and all peripherals

- Phase Lock Loop (PLL)
  - Allows change of low power Divide Factor (DF) without loss of lock
  - Output clock with skew elimination

- Hardware debugging support
  - On-Chip Emulation (OnCE™) module
  - Joint Action Test Group (JTAG) Test Access Port (TAP) port
  - Address Tracing mode reflects internal accesses at the external port

On-Chip Memories
- Program RAM, Instruction Cache, X data RAM, and Y data RAM size is programmable
- 192 x 24-bit bootstrap ROM

<table>
<thead>
<tr>
<th>Instruction Cache</th>
<th>Switch Mode</th>
<th>Program RAM Size</th>
<th>Instruction Cache Size</th>
<th>X Data RAM Size</th>
<th>Y Data RAM Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>disabled</td>
<td>disabled</td>
<td>20480 x 24-bit</td>
<td>0</td>
<td>7168 x 24-bit</td>
<td>7168 x 24-bit</td>
</tr>
<tr>
<td>enabled</td>
<td>disabled</td>
<td>19456 x 24-bit</td>
<td>1024 x 24-bit</td>
<td>7168 x 24-bit</td>
<td>7168 x 24-bit</td>
</tr>
<tr>
<td>disabled</td>
<td>enabled</td>
<td>24576 x 24-bit</td>
<td>0</td>
<td>5120 x 24-bit</td>
<td>5120 x 24-bit</td>
</tr>
<tr>
<td>enabled</td>
<td>enabled</td>
<td>23552 x 24-bit</td>
<td>1024 x 24-bit</td>
<td>5120 x 24-bit</td>
<td>5120 x 24-bit</td>
</tr>
</tbody>
</table>
DSP56300—24-Bit Digital Signal Processors (continued)

Off-Chip Memory Expansion
- Data memory expansion to two 256 K x 24-bit word memory spaces
- Program memory expansion to one 256 K x 24-bit words memory space
- External memory expansion port
- Chip Select Logic for glueless interface to SRAMs and SSRAMs
- On-chip DRAM controller for glueless interface to DRAMs

On-Chip Peripherals
- Enhanced DSP56000-like 8-bit parallel Host Interface (HI08) supports a variety of buses (e.g., ISA) and provides glueless connection to a number of industry standard microcomputers, microprocessors, and DSPs
- Two Enhanced Synchronous Serial Interfaces (ESSI0 and ESSI1), each with one receiver and three transmitters (allows six-channel home theater)
- Serial Communications Interface (SCI) with baud rate generator
- Triple timer module
- Up to thirty-four programmable General Purpose Input/Output (GPIO) pins, depending on which peripherals are enabled

Reduced Power Dissipation
- Very low power CMOS design
- Wait and Stop low power standby modes
- Fully-static logic, operation frequency down to 0 Hz (DC)
- Optimized power management circuitry (instruction-dependent, peripheral-dependent, and mode-dependent)

Target Applications
The DSP56302 is intended for applications requiring a large amount of on-chip memory, such as wireless infrastructure applications. It is also intended as a RAM-based emulation part for low-cost ROM-based solutions.

DSP56303 Features
High Performance DSP56300 Core
- 66/80 Million Instructions Per Second (MIPS) with a 66/80 MHz clock at 3.3 V
- Object code compatible with the DSP56000 core
- Highly parallel instruction set
- Data Arithmetic Logic Unit (Data ALU)
  - Fully pipelined 24 x 24-bit parallel Multiplier-Accumulator (MAC)
  - 56-bit parallel barrel shifter (fast shift and normalization; bit stream generation and parsing)
  - Conditional ALU instructions
  - 24-bit or 16-bit arithmetic support under software control
- Program Control Unit (PCU)
  - Position Independent Code (PIC) support
  - Addressing modes optimized for DSP applications (including immediate offsets)
  - On-chip instruction cache controller
  - On-chip memory-expandable hardware stack
  - Nested hardware DO loops
  - Fast auto-return interrupts
- Direct Memory Access (DMA)
  - Six DMA channels supporting internal and external accesses
  - One-, two-, and three-dimensional transfers (including circular buffering)
  - End-of-block-transfer interrupts
  - Triggering from interrupt lines and all peripherals
- Phase Lock Loop (PLL)
  - Allows change of low power Divide Factor (DF) without loss of lock
  - Output clock with skew elimination
- Hardware debugging support
  - On-Chip Emulation (OnCE™) module
  - Joint Action Test Group (JTAG) Test Access Port (TAP)
  - Address Tracing mode reflects internal Program RAM accesses at the external port

On-Chip Memories
- Program RAM, Instruction Cache, X data RAM, and Y data RAM size is programmable:
  - 192 x 24-bit bootstrap ROM

<table>
<thead>
<tr>
<th>Instruction Cache</th>
<th>Switch Mode</th>
<th>Program RAM Size</th>
<th>Instruction Cache Size</th>
<th>X Data RAM Size</th>
<th>Y Data RAM Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>disabled</td>
<td>disabled</td>
<td>4096 x 24-bit</td>
<td>0</td>
<td>2048 x 24-bit</td>
<td>2048 x 24-bit</td>
</tr>
<tr>
<td>enabled</td>
<td>disabled</td>
<td>3072 x 24-bit</td>
<td>1024 x 24-bit</td>
<td>2048 x 24-bit</td>
<td>2048 x 24-bit</td>
</tr>
<tr>
<td>disabled</td>
<td>enabled</td>
<td>2048 x 24-bit</td>
<td>0</td>
<td>3072 x 24-bit</td>
<td>3072 x 24-bit</td>
</tr>
<tr>
<td>enabled</td>
<td>enabled</td>
<td>1024 x 24-bit</td>
<td>1024 x 24-bit</td>
<td>3072 x 24-bit</td>
<td>3072 x 24-bit</td>
</tr>
</tbody>
</table>

Off-Chip Memory Expansion
- Data memory expansion to two 256 K x 24-bit word memory spaces
- Program memory expansion to one 256 K x 24-bit words memory space
- External memory expansion port
- Chip Select Logic for glueless interface to SRAMs and SSRAMs
- On-chip DRAM controller for glueless interface to DRAMs

On-Chip Peripherals
- Enhanced DSP56000-like 8-bit parallel Host Interface (HI08) supports a variety of buses (e.g., ISA) and provides glueless connection to a number of industry standard microcomputers, microprocessors, and DSPs
- Two Enhanced Synchronous Serial Interfaces (ESSI0 and ESSI1), each with one receiver and three transmitters (allows six-channel home theater)
DSP56300—24-Bit Digital Signal Processors (continued)

- Serial Communications Interface (SCI) with baud rate generator
- Triple timer module
- Up to thirty-four programmable General Purpose Input/Output (GPIO) pins, depending on which peripherals are enabled

**Reduced Power Dissipation**

- Very low power CMOS design
- Wait and Stop low power standby modes
- Fully-static logic, operation frequency down to 0 Hz (DC)
- Optimized power management circuitry (instruction-dependent, peripheral-dependent, and mode-dependent)

**Target Applications**

The DSP56303 is intended for use in telecommunication applications, such as multi-line voice/data/fax processing, videoconferencing, audio applications, control, and general digital signal processing.

**DSP56304 Features**

- High performance DSP56300 core
  - 66/80 Million Instructions Per Second (MIPS) with a 66/80 MHz clock
  - Object code compatible with the DSP56000 core
  - Highly parallel instruction set
- Fully pipelined 24 x 24-bit parallel Multiplier-Accumulator (MAC)
- 56-bit parallel barrel shifter
- 24-bit or 16-bit arithmetic support under software control
- Position independent code support
- Addressing modes optimized for DSP applications
- On-chip instruction cache controller
- On-chip memory-expandable hardware stack
- Nested hardware DO loops
- Fast auto-return interrupts
- On-chip concurrent six-channel DMA controller
- On-chip Phase Lock Loop (PLL) and clock generator
- On-Chip Emulation (OnCE™) module
- JTAG Test Access Port (TAP)
- Address Tracing mode reflects internal accesses at the external port

**On-Chip Memories**

- Program RAM, Instruction Cache, X data RAM, and Y data RAM size is programmable:
  - 33,792 x 24-bit Program ROM with Patch mode update capability using instruction cache memory space
  - 9,216 x 24-bit X data ROM and 9,216 x 24-bit Y data ROM
  - 192 x 24-bit bootstrap ROM Instruction Cache

<table>
<thead>
<tr>
<th>Instruction Cache</th>
<th>Switch Mode</th>
<th>Program RAM Size</th>
<th>Instruction Cache Size</th>
<th>X Data RAM Size</th>
<th>Y Data RAM Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>disabled</td>
<td>disabled</td>
<td>1024 × 24-bit</td>
<td>0</td>
<td>3328 × 24-bit</td>
<td>1792 × 24-bit</td>
</tr>
<tr>
<td>enabled</td>
<td>disabled</td>
<td>0</td>
<td>1024 × 24-bit</td>
<td>3328 × 24-bit</td>
<td>1792 × 24-bit</td>
</tr>
<tr>
<td>disabled</td>
<td>enabled</td>
<td>3584 × 24-bit</td>
<td>0</td>
<td>2048 × 24-bit</td>
<td>512 × 24-bit</td>
</tr>
<tr>
<td>enabled</td>
<td>enabled</td>
<td>2560 × 24-bit</td>
<td>1024 × 24-bit</td>
<td>2048 × 24-bit</td>
<td>512 × 24-bit</td>
</tr>
</tbody>
</table>

**Off-Chip Memory Expansion**

- Data memory expansion to two 256 K x 24-bit word memory spaces
- Program memory expansion to one 256 K x 24-bit word memory space
- External memory expansion port
- Chip select logic requires no additional circuitry to interface to SRAMs and SSRAMs
- On-chip DRAM controller requires no additional circuitry to interface to DRAMs

**On-Chip Peripherals**

- 8-bit parallel Host Interface (HI08), ISA-compatible bus interface, providing a cost-effective solution for applications not requiring the PCI bus
- Two Enhanced Synchronous Serial Interfaces (ESSI0 and ESSI1)
- Serial Communications Interface (SCI) with baud rate generator
- Triple timer module
- Up to thirty-four programmable General Purpose I/O pins (GPIO), depending on which peripherals are enabled

**Reduced Power Dissipation**

- Very low power CMOS design
- Wait and Stop low power standby modes
- Fully-static logic, operation frequency down to DC
- Optimized power management circuitry

**Target Applications**

The DSP56304 is intended for use in embedded multifunction DSP applications requiring large on-board ROM spaces, such as wireless products that combine standard cellular phone operation with options such as two-way digital paging and fax capability in one unit.
DSP56300—24-Bit Digital Signal Processors (continued)

DSP56305 Features

High Performance DSP56300 Core
- 80 Million Instructions Per Second (MIPS) with an 80 MHz clock at 3.3 V
- Object code compatible with the DSP56000 core
- Highly parallel instruction set
- Fully pipelined 24 x 24-bit parallel Multiplier-Accumulator (MAC)
- 56-bit parallel barrel shifter
- 24-bit or 16-bit arithmetic support under software control
- Position independent code support
- Addressing modes optimized for DSP applications
- On-chip instruction cache controller
- On-chip memory-expandable hardware stack
- Nested hardware DO loops
- Fast auto-return interrupts
- On-chip concurrent six-channel Direct Memory Access (DMA) controller
- On-chip Phase Lock Loop (PLL) and clock generator
- On-Chip Emulation (OnCE™) module
- JTAG Test Access Port (TAP)
- Address Tracing mode reflects internal accesses at the external port
- 21 mm x 21 mm, 252-pin PBGA package
- Pin-compatible in 252-pin PBGA package with the DSP56301

On-Chip Memories
- Program RAM, instruction cache, X data RAM, and Y data RAM sizes are programmable:
  - 6144 x 24-bit Program ROM
  - 3072 x 24-bit Y data ROM
  - 192 x 24-bit bootstrap ROM

Off-Chip Memory Expansion
- Data memory expansion to two 16 M x 24-bit word memory spaces
- Program memory expansion to one 16 M x 24-bit word memory space
- External memory expansion port
- Chip select logic provides glueless interface to SRAMs and SSRAMs
- On-chip DRAM controller provides glueless interface to DRAMs

On-Chip Peripherals
- PCI Rev. 2.1-compliant 32-bit parallel PCI/Universal Host Interface (HI32) with glueless interface to other DSP563xx buses
- ISA interface requires only 74LS45-style buffer
- Two Enhanced Synchronous Serial Interfaces (ESSI0 and ESSI1)
- Serial Communications Interface (SCI) with baud rate generator
- Triple timer module
- Up to forty-two programmable General Purpose Input/Output pins (GPIO), depending on which peripherals are enabled

On-Chip Co-Processors
- The Filter Co-Processor (FCOP) implements a wide variety of convolution and correlation filtering algorithms. In GSM applications, the FCOP cross-correlates between the received training sequence and a known midamble sequence to estimate the channel impulse response, and then performs match filtering of received data symbols using coefficients derived from that estimated channel.
- The Viterbi Co-Processor (VCOP) implements Maximum Likelihood Sequential Estimation (MLSE) algorithm for channel decoding and equalization (uplink) and channel convolution coding (downlink). The VCOP supports constraint lengths (k) of 4, 5, 6, or 7 with number of states 8, 16, 32, or 64, respectively; code rates of 1/2, 1/3, 1/4, or 1/6; and trace-back Trellis depth of 36.
- The Cyclic-code Co-Processor (CCOP) executes cyclic code calculations for data ciphering and deciphering, as well as parity code generation and check. The CCOP is fully programmable and not dedicated to a specific algorithm, but it is well suited for GSM A5.1 and A5.2 data ciphering algorithms. The CCOP can generate mask sequences for data ciphering, and supports Fire encode and decode for burst error correction, as well as generation of Cyclic Redundancy Code (CRC) syndrome for any polynomial of any degree up to 48.

Reduced Power Dissipation
- Very low power CMOS design
- Wait and Stop low power standby modes
  — Fully-static logic, operation frequency down to DC
- Optimized power management circuitry
DSP56600—16-Bit Digital Signal Processors

The DSP56600 core can execute one 24-bit instruction per clock cycle using 16-bit data. The 60 MHz chip includes a mixture of peripherals and memories optimized for processing-intensive, yet cost-effective, low power consumption digital mobile communications applications. The DSP56600 core includes the Data Arithmetic Logic Unit (Data ALU), Address Generation Unit (AGU), Program Controller, program patch detector, bus interface unit, On-Chip Emulation (OnCE™)/JTAG port, and a Phase Lock Loop (PLL)-based clock generator.

DSP56602 Features

Digital Signal Processing Core
- High-performance DSP56600 core
- Up to 60 million instructions per second (MIPS) at 2.7 V
- 24-bit instructions using 16-bit data
- Fully pipelined 16 x 16-bit parallel Multiplier-Accumulator (MAC)
- Two 40-bit accumulators including extension bits
- 40-bit parallel barrel shifter
- Highly parallel instruction set with unique DSP addressing modes
- Code-compatible with the DSP56300 core
- Position-Independent Code support (PIC)
- Nested hardware DO loops
- Fast auto-return interrupts

- On-chip support for software patching and enhancements
- On-chip Phase Lock Loop (PLL) circuit
- Real-time trace capability via external address bus
- On-Chip Emulation (OnCE™) module
- JTAG port

Memory
- 512 x 24 Program RAM
- 24 K x 24 Program ROM
- 4 K x 16 X data RAM
- 6 K x 16 X data ROM
- 4 K x 16 Y data RAM
- 6 K x 16 Y data ROM
- Off-chip expansion for both program fetch and program data transfers
- Glueless interface to external SRAM memories

Peripheral Circuits
- Three dedicated General Purpose Input/Output (GPIO) pins and up to thirty one additional GPIO pins (user-selectable as peripherals or GPIO pins)
- Host interface (HI) support: One 8-bit parallel port (or up to sixteen additional GPIO pins)
  - Direct interface to Motorola HC11, Hitachi H8, 8051 family, Thomson P6 family
  - Minimal logic interface to standard ISA bus, Motorola 68 K family, and Intel x86 microprocessor family
DSP56600—16-Bit Digital Signal Processors (continued)

- Synchronous Serial Interface (SSI) support: Two 6-pin ports (or twelve additional GPIO pins)
  - Supports serial devices with one or more industry-standard codecs, other DSPs, microprocessors, and Motorola-SPI-compliant peripherals
  - Independent transmitter and receiver sections and a common RSI clock generator
  - Network mode using frame sync and up to 32 time slots
  - 8-bit, 12-bit, and 16-bit data word lengths
- Three programmable timers (or up to three additional GPIO pins)
- Three external interrupt/mode control lines
- One external reset pin for hardware reset

**Energy Efficient Design**
- Operating voltage range: 1.8 V to 3.3 V
- Very low power CMOS design
  - < 0.85 mA/MIPS at 2.7 V
  - < 0.55 mA/MIPS at 1.8 V
- Low power Wait for interrupt standby mode
- Ultra low power Stop standby mode
- Fully static, HCMOS design for operating frequencies from 60 MHz down to DC
- Special power management circuitry

**DSP56603 Features**
**Digital Signal Processing Core**
- High-performance DSP56600 core
- Up to 60 Million Instructions Per Second (MIPS) at 2.7–3.3 V
- Fully pipelined 16 x 16-bit parallel Multiplier-Accumulator (MAC)
- Two 40-bit accumulators including extension bits
- 40-bit parallel barrel shifter
- Highly parallel instruction set with unique DSP addressing modes
- Code-compatible with the DSP56300 core
- Position-Independent Code support (PIC)
- Nested hardware DO loops
- Fast auto-return interrupts
- On-chip support for software patching and enhancements
- On-chip Phase Lock Loop (PLL) circuit
- Real-time trace capability via external address bus
- On-Chip Emulation (OnCE™) module and JTAG port

**Memory**
- Switch mode memory allows reconfiguring program, X-data, and Y-data RAM sizes
- Switch mode off
  - 16 K x 24-bit Program RAM
  - 8 K x 16-bit X data RAM
  - 8 K x 16-bit Y data RAM
- Switch mode on
  - 11 K x 24-bit Program RAM
  - 10.5 K x 16-bit X data RAM
  - 10.5 K x 16-bit Y data RAM
  - 3 K x 24-bit Program ROM
- Off-chip expansion for both program fetch and program data transfers
- No additional logic needed for interface to external SRAM memories

**Peripheral Circuits**
- Three dedicated General Purpose Input/Output (GPIO) pins and as many as thirty-one additional GPIO pins (user-selectable as peripherals or GPIO pins)
- Host Interface (HI) support: one 8-bit parallel port (or as many as sixteen additional GPIO pins)
  - Direct interface to Motorola HC11, Hitachi H8, 8051 family, Thomson P6 family
  - Minimal logic interface to standard ISA bus, Motorola 68 K family, and Intel x86 microprocessor family
- Synchronous Serial Interface (SSI) support: two 6-pin ports (or twelve additional GPIO pins)
  - Supports serial devices with one or more industry-standard codecs, other DSPs, microprocessors, and Motorola SPI-compliant peripherals
  - Independent transmitter and receiver sections and a common SSI clock generator
  - Network mode using frame sync and up to 32 time slots
  - 8-bit, 12-bit, and 16-bit data word lengths
- Three programmable timers (or as many as three additional GPIO pins)
- Three external interrupt/mode control lines
- One external reset pin for hardware reset

**Energy Efficient Design**
- Very low power CMOS design
  - Operating voltage range: 1.8 V to 3.3 V
  - < 0.85 mA/MIPS at 2.7 V
  - < 0.55 mA/MIPS at 1.8 V
- Low power Wait for interrupt standby mode, and ultra low power Stop standby mode
- Fully static, HCMOS design for operating frequencies from 60 MHz down to DC
- Special power management circuitry
DSP56800—16-Bit Digital Signal Processors

The DSP56800 core family is the first architecture designed to enable digital signal processing and embedded microcontroller functionality. This multi-functional approach supports applications requiring both signal processing and control functionality, such as wireless messaging, digital answering machines, feature phones, and low-cost wireline modems.

The first two DSP56800 family members, the DSP56L811 and DSP56L812, are identical except for memory configuration. The DSP56L811 contains 1 K of Program RAM and 2 K of data RAM. The DSP56L812 features 22 K of Program ROM, 2 K of data ROM, and 2 K of data RAM.

DSP56L811 Features

Digital Signal Processing Core
- Efficient 16-bit DSP56800 family DSP engine
- Up to 20 Million Instructions Per Second (MIPS) at 40 MHz
- Single-cycle 16 x 16-bit parallel Multiplier-Accumulator (MAC)
- Two 36-bit accumulators including extension bits
- Parallel instruction set with unique DSP addressing modes
- Hardware DO and REP loops
- DO loops nestable in software
- Address buses:
  - One 16-bit internal memory address bus (XAB2)
  - One 19-bit internal Program Address Bus (PAB)
  - One 16-bit External Address Bus (EAB)
- Data buses:
  - One 16-bit bidirectional internal memory data bus (CGDB)
  - One 16-bit unidirectional internal memory data bus (XDB2)
  - One 16-bit bidirectional dedicated peripheral data bus (PGDB)
  - One 16-bit bidirectional internal Program Data Bus (PDB)
- One 16-bit bidirectional External Data Bus (EDB)
- Instruction set supports both DSP and controller functions
- Controller style addressing modes and instructions for compact code
- Efficient C Compiler and local variable support
- Software subroutine and interrupt stack with unlimited depth

Memory
- On-chip Harvard architecture permits up to three simultaneous accesses to program and data memory
  - 1 K x 16 Program RAM
  - 64 x 16 bootstrap ROM
  - 2 K x 16 X data RAM
  - Programs can run out of X data RAM
DSP56800—16-Bit Digital Signal Processors (continued)

Peripheral and Support Circuits
- External Memory Interface (EMI)
- Sixteen dedicated General Purpose Input/Output (GPIO) pins (eight pins programmable as interrupts)
- Serial Peripheral Interface (SPI) support: Two configurable 4-pin ports (SPI0 and SPI1) (or eight additional GPIO lines)
  - Supports LCD drivers, A/D subsystems, and MCU systems
  - Supports inter-processor communications in a multiple master system
  - Demand-driven master or slave devices with high data rates
- Synchronous Serial Interface (SSI) support: One 6-pin port (or six additional GPIO lines)
  - Supports serial devices with one or more industry-standard codecs, other DSPs, microprocessors, and Motorola SPI-compliant peripherals
  - Asynchronous or synchronous transmit and receive sections with separate or shared internal/external clocks and frame syncs
  - Network mode using frame sync and up to 32 time slots
  - 8-bit, 10-bit, 12-bit, and 16-bit data word lengths
- Three programmable timers (accessed using two I/O pins that can also be programmed as two additional GPIO lines)
- Two external interrupt/mode control lines
- One external reset for hardware reset
- JTAG/On-Chip Emulation (OnCE™) 5-pin port for unobtrusive, processor speed-independent debugging
- Software-programmable, Phase Lock Loop-based (PLL) frequency synthesizer for the DSP core clock
- Computer-Operating Properly (COP) and Real-Time Interrupt (RTI) timers

Energy Efficient Design
- Power-saving Wait and multiple Stop modes available
- Fully static, HCMOS design for operating frequencies from 40 MHz down to DC
- 100-pin plastic Thin Quad Flat Pack (TQFP) surface-mount package
- 2.7 V–3.6 V power supply

DSP56L812 Features

Digital Signal Processing Core
- Efficient 16-bit DSP56800 core
- Up to 20 Million Instructions Per Second (MIPS) at 40 MHz
- Single-cycle 16 x 16-bit parallel Multiplier-Accumulator (MAC)
- Two 36-bit accumulators including extension bits
- 16-bit bidirectional barrel shifter
- Parallel instruction set with unique DSP addressing modes
- Hardware DO and REP loops
- DO loops nestable in software
- Address buses:
  - One 16-bit internal memory address bus (XAB1)
  - One 16-bit external memory address bus (XAB2)
  - One 19-bit internal Program Address Bus (PAB)
  - One 16-bit External Address Bus (EAB)
- Data buses:
  - One 16-bit bidirectional internal memory data bus (CGDB)
  - One 16-bit unidirectional internal memory data bus (XDB2)
  - One 16-bit bidirectional dedicated peripheral data bus (PGDB)
  - One 16-bit bidirectional internal Program Data Bus (PDB)
  - One 16-bit bidirectional External Data Bus (EDB)
- Instruction set supports both DSP and controller functions
- Controller style addressing modes and instructions for compact code
- Efficient C Compiler and structured programming support
- Software subroutine and interrupt stack with unlimited depth

Memory
- On-chip Harvard architecture permits up to three simultaneous accesses to program and data memory
  - 22 K x 16 Program ROM
  - 2 K x 16 X data ROM and 2 K x 16 X data RAM
- Programs can run out of X data RAM

Peripheral and Support Circuits
- External Memory Interface (EMI)
- Sixteen dedicated General Purpose Input/Output (GPIO) pins (eight pins programmable as interrupts)
- Serial Peripheral Interface (SPI) support: Two configurable 4-pin ports (SPI0 and SPI1) (or eight additional GPIO lines)
  - Supports LCD drivers, A/D subsystems, and MCU systems
  - Supports inter-processor communications in a multiple master system
  - Demand-driven master or slave devices with high data rates
- Synchronous Serial Interface (SSI) support: One 6-pin port (or six additional GPIO lines)
  - Supports serial devices with one or more industry-standard codecs, other DSPs, microprocessors, and Motorola-SPI-compliant peripherals
  - Asynchronous or synchronous transmit and receive sections with separate or shared internal/external clocks and frame syncs
  - Network mode using frame sync and up to 32 time slots
  - 8-bit, 10-bit, 12-bit, and 16-bit data word lengths
- Three programmable 16-bit timers (accessed using two I/O pins that can also be programmed as two additional GPIO lines)
- Two external interrupt/mode control pins
- One external reset pin for hardware reset
DSP56800—16-Bit Digital Signal Processors (continued)

- JTAG/On-Chip Emulation (OnCE™) 5-pin port for unobtrusive, processor speed-independent debugging
- Software-programmable, Phase Lock Loop-based (PLL) frequency synthesizer for the DSP core clock

Energy Efficient Design
- Power-saving Wait and multiple Stop modes available
- Fully static, HCMOS design for 40 MHz to DC operating frequencies
- 100-pin plastic Thin Quad Flat Pack (TQFP) surface-mount package
- Pin-compatible with the DSP56L811
- 2.7 V–3.6 V power supply

DSP96002—32-Bit Digital Signal Processors

The DSP96002 has full architecture compatibility with the 16-bit DSP56100 and 24-bit DSP56000 families. The DSP96002 is the first in a family of 32-bit IEEE floating point DSP devices. The DSP96002 has two identical memory expansion ports simplifying network configurations for multiprocessor and DSP96002 communications. These ports interface to SRAM, DRAM (operating in their fast access modes), video RAM, or directly to other processors with Host Interface logic.

Although designed primarily for image processing, other proven applications include communications, spectrum analysis, instrumentation, speech processing, and pattern recognition.

DSP96002 Features

DSP96000 Family Architecture
- Full IEEE Standard 754 compatible for 32-bit (SP) and 44-bit (SEP) arithmetic
- 20 MIPS, 50 ns instruction cycle at 40 MHz
- 60 Million Floating Point Operations Per Second (MFLOPS) at 40 MHz
- Single cycle 32 x 32 → 96-bit Multiplier-Accumulator (MAC)
- Ten 96-bit general purpose data registers
- Zero-overhead nested DO loops
- Two instruction-cycle fast interrupts
- Low-power Wait and Stop modes
- On-Chip Emulation (OnCE™) port for unobtrusive, full-speed debugging
- 4 K byte instruction cache
- Integer mode available
- Single precision mode available
- Timer/Event Counter

DSP96002 Peripherals
- Two 32-bit address and data host ports
- Dual channel DMA controller

DSP96002 Memories
- 1024 x 32 Program RAM
- 2 x 512 x 32 data RAM
- 2 x 512 x 32 data ROM (sine and cosine tables)

DSP96002 BENCHMARKS

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Instruction Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>Real</td>
<td></td>
</tr>
<tr>
<td>FIR Filter with Data Shift</td>
<td>1 per Tap</td>
</tr>
<tr>
<td>V = V*S + V</td>
<td>2</td>
</tr>
<tr>
<td>Lattice Filter with Data Shift</td>
<td>3 per Tap</td>
</tr>
<tr>
<td>Cascaded IIR Biquad Filter</td>
<td>4 per Section</td>
</tr>
<tr>
<td>Sections (4 coeff.)</td>
<td></td>
</tr>
<tr>
<td>1024-point FFT and bit reversal</td>
<td>12880</td>
</tr>
<tr>
<td>Complex</td>
<td></td>
</tr>
<tr>
<td>V = V^2 + V</td>
<td>4</td>
</tr>
<tr>
<td>FIR Filter with Data Shift</td>
<td>4 per Tap</td>
</tr>
<tr>
<td>1024-point FFT and bit reversal</td>
<td>20931</td>
</tr>
<tr>
<td>Graphics/Image Processing</td>
<td></td>
</tr>
<tr>
<td>Divide (32-bit accuracy)</td>
<td>7</td>
</tr>
<tr>
<td>Square Root (32-bit accuracy)</td>
<td>12</td>
</tr>
<tr>
<td>Bezier Cubic Evaluation for</td>
<td>13</td>
</tr>
<tr>
<td>Font Compilation</td>
<td></td>
</tr>
<tr>
<td>[4 x 4][4 x 4] = [4 x 4]</td>
<td>67</td>
</tr>
</tbody>
</table>
MC68175 FLEX™ Chip

FLEX protocol is a multi-speed, high-performance protocol adopted by leading service providers worldwide as a de facto paging standard. FLEX protocol gives service providers the increased capacity, added reliability, and enhanced pager battery performance they need today. It also provides an upward migration path to the service provider that is completely transparent to the end user.

The MC68175 FLEX chip IC is part of a total solution available from Motorola for providing FLEX capabilities in a low-power, low-cost system. The FLEX chip simplifies implementation of a FLEX paging device by interfacing with any of several off-the-shelf paging receivers, such as the MC13150 or MC3374, and any of several off-the-shelf host microcontroller/microprocessors. The primary function of the FLEX chip is to process information received and demodulated from a radio paging channel, select messages addressed to the paging device, and communicate the message information to the host. The host interprets the message information in an appropriate manner (numeric, alphanumeric, binary, etc.) and handles all the I/O activity. The FLEX chip IC also operates the paging receiver in an efficient Power Consumption mode and enables the host to operate in a low power mode when message information for the paging device is not being received.

FLEX Chip Features
- FLEX paging protocol signal processor
- Sixteen programmable user address words
- Sixteen fixed temporary addresses
- 1600, 3200, and 6400 bits per second (bps) decoding
- Any-phase decoding
- Uses standard Serial Peripheral Interface (SPI) in Slave mode
- Wide operating voltage range from 3.3 V down to 1.8 V
- Allows low current Stop mode operation of host processor
- Highly programmable receiver control
- Real time clock time base
- FLEX fragmentation, and group messaging support
- Real time clock over-the-air update support
- Compatible with synthesized receivers
- Low battery indication (external detector)
- 32-pin Thin Quad Flat Pack (TQFP) package
- Operating temperature range 0°C to +70°C (32°F to 158°F)
DSP Development Tools

Application Development Systems

Every member of the Motorola family of 16-, 24-, and 32-bit DSPs is supported by a multi-component Application Development System (ADS), which acts as a tool for designing, debugging, and evaluating real-time DSP target system equipment. The ADS simplifies evaluation of the user's prototype hardware/software product by making all of the essential timing and I/O circuitry easily accessible. Using an IBM PC™, Macintosh™ II, a Sun-4™, or Hewlett-Packard Series 700 as a medium between the user and the DSP hardware significantly reduces the overall complexity and cost of development while increasing the capabilities of the system. With the ADS, DSP programs can be executed in real-time, single-instruction-traced or multiple-instruction-stepped, with registers and/or memory block contents displayed. The ADS is fully compatible with the CLAS design-in software package for each product and may act as an accelerator for testing DSP algorithms.

All Application Development Systems offer an On-Chip Emulation (OnCE™) circuit for unobtrusive, processor speed independent debugging. The ADS takes full advantage of this circuit to allow the user non-intrusive control of the target.

General ADS Features

Software

- Single/multiple stepping through DSP object programs
- Conditional/unconditional software and hardware breakpoints
- Program patching using a single-line Assembler/disassembler
- Session and/or command logging for later reference
- Loading and saving of files to/from Application Development Module (ADM) memory
- Macro command definition and execution
- Display enable/disable of registers and memory
- Debug commands which support multiple DSP development
- Hexadecimal/decimal/binary calculator
- Multiple input/output file access from DSP object programs
- On-line help screens for each command and register

Hardware

- Full speed operation
- Multiple ADM support with programmable ADM addressing
- Stand-alone operation of ADM after initial development

DSP56002 ADS Features

- Host operating system commands from within ADS user interface program
- 8 K/32 K words of configurable RAM for DSP56002 code development
- 96-pin euro-card connector for accessing all DSP56002 pins
- 1 K words of monitor ROM expandable to 4 K words
- Separate connectors for accessing serial or host/DMA ports

Evaluation Modules

DSP56002EVM

The DSP56002EVM Evaluation Module is a low-cost platform designed to familiarize the user with Motorola's DSP56002 Digital Signal Processor (DSP). The 24-bit precision of the DSP combined with the on-board 32 K words of external SRAM and stereo CD-quality audio codec makes the Evaluation Module ideal for implementing and demonstrating many audio processing algorithms, as well as for learning the architecture and instruction set of the DSP56002 processor. The user need only supply a 7–9 volt calculator-style power supply and an RS-232 serial cable.

The DSP56002EVM comes with Motorola's DSP56000 cross Assembler and Domain Technologies' debug software with windowed user interface. The software runs under MS-DOS on an IBM PC-compatible computer (386 class or higher) and communicates with the Evaluation Module over an RS-232 serial port.

Hardware Features

- Fully assembled and tested Printed Circuit Board containing:
  - 24-bit DSP56002 Digital Signal Processor operating at 40 MHz
    - Up to 20 Million Instructions Per Second (MIPS)
  - 50 ns instruction cycle at 40 MHz
  - Up to 120 Million Operations Per Second (MOPS) at 40 MHz
  - Executes a 1024-point complex Fast Fourier Transform (FFT) in 59,898 clocks
  - Four 24-bit internal data buses and three 16-bit internal address buses for simultaneous accesses to one program and two data memories
  - 512 x 24-bit on-chip Program RAM with bootstrap ROM
  - Two 256 x 24-bit on-chip data RAMs
  - Two 256 x 24-bit on-chip data ROMs containing sine, A-law, and µ-law tables
  - External memory expansion with 16-bit address and 24-bit data buses
  - Byte-wide Host Interface (HI) with Direct Memory Access support
  - Synchronous Serial Interface (SSI) to communicate with codecs and synchronous serial devices
  - Serial Communication Interface (SCI) for full-duplex asynchronous communications
DSP56002EVM—Evaluation Modules (continued)

- 24-bit Timer/Event Counter also generates and measures digital waveforms
- On-Chip Emulation (OnCE™) port for unobtrusive, processor speed-independent debugging
- Software-programmable, Phase Lock Loop-based (PLL) frequency synthesizer

- 32 K x 24-bit zero-wait-state external Static RAM for expansion memory
- Option for 32 K x 8 bits of flash EEPROM for program bootstrapping and stand-alone operation
- Crystal Semiconductor’s CS4215 stereo CD-quality sigma-delta Analog-to-Digital and Digital-to-Analog converter for high quality audio
- 24.576 MHz crystal for audio sampling rates of 48, 32, 16, 9.6, or 8 kHz
- 16-bit linear, 8-bit µ-law, 8-bit A-law, and 8-bit linear data formats
- Option for other crystals/frequencies for other sample rates, such as 44.1 kHz
- MC7805ACT voltage regulator
- RS-232 interface to OnCE™ controller and Serial Communications Interface (SCI)
- Option for a second RS-232 connector for access to the DSP56002 processor’s serial communications port (SCI)
- MC68HC705K1 microcontroller performing RS-232-to-OnCE command conversion
- MC33078 pre-amp for analog buffering
- Strip connectors for external access to the DSP56002’s memory expansion, Host Interface, and serial communications ports
- Jacks for stereo inputs, outputs, and headphones

- 2.1 mm jack and two screw terminals for power connection
- Documentation for the DSP56002, CS4215, Assembler, and debugger; plus board schematics

Software Features

- Motorola’s DSP5600x Cross Assembler
  - DSP56002 binary code from source code using labels, line numbers, definitions, and titles incorporating the architecture’s complete instruction set and addressing modes, memory spaces, and parallel data transfers
  - Macros, expression evaluation, and functions for strings, data conversion, and transcendental
  - Reports for cross-references, instruction cycle count, and memory use
  - Extensive error checking and reporting
- Domain Technologies’ debug software with windowed user interface
  - Symbolic debugging
  - Four independent windows for data, disassembly, DSP registers, and commands
  - Data and registers displayed as fractions, decimals, or hexadecimals
  - Symbolic addressing and animated ASCII graphical display of memory segments
  - Up to eight simultaneous breakpoints
  - Built-in Assembler and disassembler
- Installation instructions and user notes on disk
- Demo software showing the advantages of 24 bits over 16 bits in audio processing
- Self-test files
  - Executable and source code

DSP56007EVM

The DSP56007EVM Evaluation Module is a low-cost platform for multichannel digital audio applications development and prototyping. It demonstrates the capabilities and features of Motorola’s DSP Symphony™ audio products which include the DSP56004, the DSP56004ROM, and the DSP56007. The DSP56007EVM features a DSP56007 with embedded software including FFTs, FIRs, and IIR filters useful in a variety of user developed audio software.

Special versions of the DSP56007EVM are available to authorized licensees of Dolby Laboratories and Lucasfilms Ltd. for supporting Dolby ProLogic®, Home THX™ Theater System, and Dolby AC-3® Surround (using a DSP56009).

The DSP56007EVM is a complete system with high quality stereo Analog-to-Digital conversion and Digital-to-Analog conversion. It also includes microcontroller, RS-232 to OnCE™ port debug interface, LCD display, memory, and digital audio I/O. The user need only supply a dual 8-to-12 volt power supply for analog circuits, an 8-to-15 volt power supply for digital circuits, and an RS-232 serial cable. The DSP56007EVM comes with Motorola’s DSP56000 cross Assembler and Domain Technologies’ debug software, which features a windowed user interface. This software runs under MS-DOS on an IBM PC-compatible computer (386 class or higher) and communicates with the Evaluation Module over an RS-232 serial port.

Hardware Features

- Fully assembled and tested Printed Circuit Board containing:
  - 24-bit DSP56007 Digital Signal Processor operating at 66 MHz
    - Up to 33 Million Instructions Per Second (MIPS)—30.3 ns instruction cycle at 66 MHz
    - Four 24-bit internal data buses and three 16-bit internal address buses for simultaneous accesses to one program and two data memories
    - 2176 x 24-bit on-chip Y data RAM and 512 x 24 bit Y data ROM
    - 1024 x 24-bit on-chip X data RAM and 512 x 24 bit X data ROM
    - 6400 x 24-bit on-chip Program ROM of which 6348 words are available for the user code and the remaining 52 words include proprietary code for initialization and boot-straps
DSP56007EVM—Evaluation Modules (continued)

- 1024 x 24 bits of Y data RAM can be configured as Program RAM, replacing 1280 x 24 bits of Program ROM
- On-Chip Emulation (OnCE™) port for unobtrusive, processor speed-independent debugging
- Software-programmable, Phase Lock Loop (PLL)-based frequency synthesizer

• External DSP Memory
  - 8192 bytes SRAM, 8192 bytes non-volatile RAM
  - SRAM operates at zero wait states at 40 MHz DSP clock speed and with one wait state at 50 and 66 MHz
  - Contents of SRAM may be block loaded into non-volatile RAM, enabling storage of bootstrap code in the lowest 3072 bytes
  - Contents of non-volatile RAM may be block loaded into SRAM. This occurs automatically when DSP is bootstrapped in modes 1, 2, or 3
  - 30-pin SIMM slot for easy DRAM expansion; addresses up to 4 M x 8, uses a standard Macintosh or PC SIMM

• Multichannel audio conversion
  - Two channels (stereo) A/D audio quality conversion with 20-bit quality
  - Six channels D/A audio quality conversion with 18-bit quality
  - Selectable 44.1 and 48 kHz sample frequencies for A/D and D/As
  - A/D may be clocked by selected sample frequency or by received SPDIF signal

• Convenient Signal I/O
  - D/A outputs have programmable, analog-domain volume attenuators. These may be used for channel trim and master volume control to enable maximum use of D/A dynamic range at lower output levels
  - RCA jacks for all analog audio input/output
  - Optical and transformer-isolated electrical SPDIF/CP340 stereo digital audio inputs and outputs
  - 50-pin expansion connector allows easy expansion and/or substitution of other input/output peripherals

• Complete User Interface
  - MC68HC11E9 (52-pin CLCC package) allows the user to substitute user-programmed 68HC11 and prototype custom 68HC11 code
  - 2 x 16 character Liquid Crystal Display and four soft switches for user interface
  - Enables use of standard 4 x 4 keypad matrix
  - Infrared remote control of user interface with optional remote
  - MC68705 K1 microcontroller performing RS-232-to-OnCE™ port command conversions

All technical information available for use as a reference design

Software Features

• Motorola’s DSP5600x Cross Assembler
  - DSP56007 binary code from source code using labels, sections, and macro definitions incorporating the DSP’s complete instruction set, all addressing modes, and all memory spaces
  - Offers macros, expression evaluation, and functions for strings, data conversion, and transcendentals
  - Reports for cross-references, instruction cycle count, and memory usage
  - Extensive error checking and reporting

• Domain Technologies’ debug software with windowed user interface
  - Symbolic debugging
  - Four main windows for data, code, DSP registers, and commands
  - Data and registers displayed in fractional, decimal, or hexadecimal format
  - Graphical display of memory segments
  - Up to eight simultaneous software breakpoints
  - Built-in in-line Assembler and disassembler
  - Installation instructions and user notes on disk
  - Demo software illustrating the advantage of 24 bits over 16 bits in audio processing
  - I/O drivers and microcontroller interface software
  - Microcontroller code for user interface and DSP control
  - Sound field processing demo software
    - executable and source code
  - Self-test files
    - executable and source code

DSP56009EVM

The DSP56009EVM Evaluation Module is a low-cost platform for multichannel digital audio applications development and prototyping. It demonstrates the capabilities and features of Motorola’s DSP Symphony™ audio products, which include the DSP56004, the DSP56004ROM, the DSP56007, and the DSP56009. The DSP56009EVM features a DSP56009 with embedded software (including FFTs, FIR filters, and IIR filters) that is useful in a variety of user-developed audio software.

The DSP56009EVM is intended to provide a turnkey solution for digital audio decoding in audio/video applications, such as stereos and television sets. It provides full support for Dolby Pro Logic® and Dolby AC-3® Surround embedded in software. This on-board functionality is ready to use immediately.

This Evaluation Module is a complete system with high quality stereo Analog-to-Digital (A/D) conversion and six channels of Digital-to-Analog (D/A) conversion. The onboard circuitry includes a microcontroller, RS-232-to-On-Chip Emulation (OnCE™) port debug interface, LCD display, memory, and digital audio Input/Output (I/O). The user only needs to supply a dual 8-to-12 volt power supply for analog circuits, an 8-to-15 volt power supply for digital circuits, and an RS-232 serial cable.
DSP56009EVM—Evaluation Modules (continued)

The DSP56009EVM also includes Motorola’s DSP56000 cross Assembler and Domain Technologies’ Debug-56K debugging software, which runs under Microsoft Windows 3.1 and Windows 95 on IBM PC-compatible computers (386 class or higher) and communicates with the evaluation module via an RS-232 serial port.

Hardware Features

The DSP56009EVM includes a fully assembled and tested Printed Circuit Board containing:

- 24-bit DSP56009 Digital Signal Processor operating at 81 MHz
  - 40.5 Million Instructions Per Second (MIPS), 24.7 ns instruction cycle at 81 MHz
  - Four 24-bit internal data buses and three 16-bit internal address buses for simultaneous accesses to one program and two data memories
  - 4608 x 24-bit on-chip X data RAM and 3072 x 24-bit X data ROM
  - 4352 x 24-bit on-chip Y data RAM and 1792 x 24-bit Y data ROM
  - 512 x 24-bit Program RAM
  - Additional 2304 x 24-bits X and Y data RAM configurable as Program RAM
  - 10240 x 24-bit on-chip Program ROM
  - OnCE port for unobtrusive, processor speed-independent debugging
  - Software-programmable, Phase Lock Loop (PLL)-based frequency synthesizer
- External DSP memory
  - 8192 bytes SRAM, 8192 bytes non-volatile RAM
  - SRAM operates at zero wait states at 40 MHz, one wait state at 50, 66, and 81 MHz
  - Contents of SRAM and non-volatile RAM block-loadable into non-volatile RAM
  - Standard 30-pin SIMM slot addresses up to 4 M x 8 for easy DRAM expansion
- Complete user interface
  - One-time-programmable MC68HC711E9 (socketed 52-pin CLCC package) allows user-programmed 68HC11 and prototyping custom 68HC11 code
  - MC68705K1 performs RS-232-to-OnCE port command conversion
  - 2 x 16 character LCD display, four soft switches, and optional 16-key keypad
  - Infrared remote control of user interface with optional remote
- Convenient signal I/O
  - D/A outputs with programmable, analog-domain attenuators for channel trim and master volume control give maximum dynamic range at lower output levels
  - RCA jacks for all analog audio I/O
  - Optical and transformer-isolated SPDIF/CP340 stereo digital audio I/O
  - 50-pin expansion connector for expansion or substitution of other I/O peripherals
- Multi-channel audio conversion
  - Two-channel (stereo) A/D audio-quality conversion with 20-bit quality
  - Six-channel D/A audio-quality conversion with 18-bit quality
  - Selectable 44.1 and 48 kHz sample frequencies for A/D and D/A conversion
  - A/D clocked either by selected sample frequency or by received SPDIF signal
- Reference design information (including microcontroller code) provided on the Motorola DSP WWW site (http://www.motorola-dsp.com)

Software Features

Software included with the DSP56009EVM includes the following:

- Motorola’s DSP5600x Cross Assembler
  - Assembles binary code from source with labels, sections, and macro definitions using the full DSP instruction set, all addressing modes, and all memory spaces
  - Allows using macros, expression evaluation, and functions for strings, data conversion, and transcendentals
  - Generates reports for cross-references, instruction cycle count, and memory usage
  - Provides extensive error checking and reporting
- Domain Technologies’ Debug-56K debugging software with windowed user interface
  - Provides four main windows for data, code, DSP registers, and commands
  - Performs symbolic debugging with eight simultaneous software breakpoints
  - Displays data and registers in fractional, decimal, or hexadecimal format
  - Graphically displays memory segments
  - Includes a built-in in-line Assembler and disassembler
- Installation instructions and user notes on disk
- Demo software and example pass-through code
- Interface software, drivers, and microcontroller code for user I/F and DSP control
The DSP56302 Evaluation Module (DSP56302EVM) is designed as a low-cost platform for developing real-time software and hardware products to support a new generation of applications in wireless, telecommunications, and multimedia products using multi-line voice/data/fax processing, videoconferencing, audio applications, control, and general digital signal processing. The user can download software to on-chip or on-board RAM, then run and debug it. The user can also connect hardware, such as external memories and A/D or D/A converters, for product development. The 24-bit precision of the DSP56302 Digital Signal Processor (DSP) combined with the on-board 32 K of external SRAM and Crystal Semiconductor’s CS4215 stereo, CD-quality, audio codec makes the DSP56302EVM ideal for implementing and demonstrating many communications and audio processing algorithms, as well as for learning the architecture and instruction set of the DSP56302 processor.

**Hardware Features**
- 24-bit DSP56302 Digital Signal Processor
- High Performance DSP56300 core
  - 66/80 Million Instructions Per Second (MIPS) with a 66/80 MHz clock
  - Object-code compatible with the DSP56000 core
  - Highly parallel instruction set
  - Fully pipelined 24 x 24-bit parallel Multiplier-Accumulator (MAC)
  - 56-bit parallel barrel shifter
  - 24-bit or 16-bit arithmetic support under software control
  - Position Independent Code (PIC) Support
  - On-chip memory-expandable hardware stack
  - Nested hardware DO loops
  - Fast auto-return interrupts
  - On-chip concurrent six-channel DMA controller
  - On-chip Phase Lock Loop (PLL)
  - On-Chip Emulation (OnCE) module
  - JTAG port
  - Address Tracing mode reflects internal Program RAM accesses at external port
- On-Chip Memories
  - Program RAM, Instruction Cache, X data RAM, and Y data RAM size is programmable:
    - 192 x 24-bit bootstrap ROM
- Off-Chip Memory Expansion
  - Data memory expansion to two memory spaces of 256 K x 24-bit words
  - Program memory expansion to one memory space of 256 K x 24-bit words
  - External memory expansion port
  - Four chip-select logic lines for glueless interface to SRAMs and SSRAMs
  - On-chip DRAM controller for glueless interface to DRAMs
- On-Chip Peripherals
  - Enhanced DSP56000-like 8-bit parallel Host Interface (HI08)
  - Two Enhanced Synchronous Serial Interfaces (ESSI0 and ESSI1)
  - Serial Communications Interface (SCI) with baud rate generator
  - Triple timer module
  - Up to thirty-four programmable General Purpose Input/Output (GPIO) pins, depending on which peripherals are enabled
- Reduced Power Dissipation
  - Very low power CMOS design
  - Wait and Stop low power standby modes
  - Fully-static logic, operation from the device maximum frequency down to DC
  - 32 K x 24-bit Fast Static RAM for expansion memory
  - 64 K x 8-bit Flash PEROM for stand-alone operation
  - 16-bit CD-quality audio codec
- Two channels of 16-bit Analog-to-Digital (A/D) conversion
- Two channels of 16-bit Digital-to-Analog (D/A) conversion
- Software-selectable 8-bit and 16-bit data formats, including µ-law and A-law companding
- Stereo jacks for audio input, output, and headphones
- Command Converter
  - DSP5602 for high-speed OnCE/JTAG command conversion software
  - JTAG connector for use with the Application Development System (ADS) Command Converter card
- Connectors
  - Host-to-ISA bus connector
  - Port A connector
  - ESSI0, ESSI1, and SCI connector

**Software Features**
- Motorola’s DSP56xxx Cross Assembler
  - Produces DSP56302 binary code from source code using labels, sections, and macro definitions incorporating the DSP’s complete instruction set, all addressing modes, and all memory spaces
  - Offers macros, expression evaluation, and functions for strings, data conversion, and transcendental
  - Creates reports for cross-references, instruction cycle count, and memory usage
  - Provides extensive error checking and reporting
- Domain Technologies debug software with Windows-based user interface
  - Symbolic debugging
  - Windows for data, code, DSP registers, commands, peripherals, etc.
  - Data and registers displayed in fractional, decimal, or hexadecimal format
  - Graphical display of memory segments
  - Up to eight simultaneous software breakpoints
  - Built-in-line Assembler and disassembler
- Demonstration software and example pass-through code
- Self-test files
  - Executable and source code (Flash PEROM is preprogrammed with self-test and audio echo software)
The DSP56303 Evaluation Module (DSP56303EVM) is designed as a low-cost platform for developing real-time software and hardware products to support a new generation of applications in wireless, telecommunications, and multimedia products using multi-line voice/data/fax processing, videoconferencing, audio applications, control, and general digital signal processing. The user can download software to on-chip or on-board RAM, then run and debug it. The user can also connect hardware, such as external memories and A/D or D/A converters, for product development. The 24-bit precision of the DSP56303 Digital Signal Processor (DSP) combined with the on-board 32 K of external SRAM and Crystal Semiconductor’s CS4215 stereo, CD-quality, audio codec makes the DSP56303EVM ideal for implementing and demonstrating many communications and audio processing algorithms, as well as for learning the architecture and instruction set of the DSP56303 processor.

Hardware Features
- 24-bit DSP56303 Digital Signal Processor
- High Performance DSP56300 core
  - 66/80 Million Instructions Per Second (MIPS) with a 66/80 MHz clock
  - Object-code compatible with the DSP56000 core
  - Highly parallel instruction set
  - Fully pipelined 24 x 24-bit parallel Multiplier-Accumulator (MAC)
  - 56-bit parallel barrel shifter
  - 24-bit or 16-bit arithmetic support under software control
  - Position Independent Code (PIC) support
  - Unique DSP addressing modes
  - On-chip memory-expandable hardware stack
  - Nested hardware DO loops
  - Fast auto-return interrupts
  - On-chip concurrent six-channel DMA controller
  - On-chip Phase Lock Loop (PLL)
  - On-Chip Emulation (OnCE™) module
  - JTAG port
  - Address Tracing mode reflects internal Program RAM accesses at external port
- On-Chip Memories
  - Program RAM, Instruction Cache, X data RAM, and Y data RAM size is programmable:
  - 192 x 24-bit bootstrap ROM
- Off-Chip Memory Expansion
  - Data memory expansion to two memory spaces of 256 K x 24-bit words
  - Program memory expansion to one memory space of 256 K x 24-bit words
  - External memory expansion port
  - Four chip-select logic lines for glueless interface to SRAMs and SSRAMs
  - On-chip DRAM controller for glueless interface to DRAMs
- On-Chip Peripherals
  - Enhanced DSP56000-like 8-bit parallel Host Interface (HI08)
  - Two Enhanced Synchronous Serial Interfaces (ESSI0 and ESSI1)
  - Serial Communications Interface (SCI) with baud rate generator
  - Triple timer module
  - Up to thirty-four programmable General Purpose Input/Output (GPIO) pins, depending on which peripherals are enabled
- Reduced Power Dissipation
  - Very low power CMOS design
  - Wait and Stop low power standby modes
  - Fully-static logic, operation from the device maximum frequency down to DC
  - 32 K x 24-bit fast Static RAM for expansion memory
  - 64 K x 8-bit Flash PEROM for stand-alone operation
  - 16-bit CD-quality audio codec
    - Two channels of 16-bit Analog-to-Digital (A/D) conversion
    - Two channels of 16-bit Digital-to-Analog (D/A) conversion
    - Software-selectable 8-bit and 16-bit data formats, including µ-law and A-law companding
    - Stereo jacks for audio input, output, and headphones
- Command Converter
  - DSP56002 for high-speed OnCE/JTAG command conversion software
  - JTAG connector for use with the Application Development System (ADS) command converter card
- Connectors
  - Host-to-ISA bus connector
  - Port A connector
  - ESSI0, ESSI1, and SCI connector

Software Features
- Motorola’s DSP56xxx cross assembler
  - Produces DSP56303 binary code from source code using labels, sections, and macro definitions incorporating the DSP’s complete instruction set, all addressing modes, and all memory spaces
  - Offers macros, expression evaluation, and functions for strings, data conversion, and transcendentals
  - Creates reports for cross-references, instruction cycle count, and memory usage
  - Provides extensive error checking and reporting
- Domain Technologies debug software with Windows-based user interface
  - Symbolic debugging
  - Windows for data, code, DSP registers, commands, peripherals, etc.
  - Data and registers displayed in fractional, decimal, or hexadecimal format
  - Graphical display of memory segments
  - Up to eight simultaneous software breakpoints
  - Built-in-line Assembler and disassembler
- Demonstration software and example pass-through code
- Self-test files
  - executable and source code (Flash PEROM is preprogrammed with self-test and audio echo software.)
The DSP56603 Evaluation Module (DSP56603EVM) is designed as a low-cost platform for developing real-time software and hardware products to support a new generation of applications in wireless and wireline communications, multimedia, speech, control, and general digital signal processing. The user can download software to on-chip or on-board RAM, then run and debug it. The user can also connect hardware, such as external memories and A/D or D/A converters, for product development. The 16-bit precision of the DSP56603 Digital Signal Processor (DSP) combined with the on-board 32 K of external SRAM and Crystal Semiconductor’s CS4215 stereo, CD-quality, audio codec makes the DSP56603EVM ideal for implementing and demonstrating many communications and speech processing algorithms, as well as for learning the architecture and instruction set of the DSP56603 processor.

Hardware Features
- 16-bit DSP56603 Digital Signal Processor
- High Performance DSP56600 core
  - 60 Million Instructions Per Second (MIPS) with a 60 MHz clock (at 2.7 volts)
  - Object-code compatible with the DSP56000 and DSP56300 cores
  - Highly parallel instruction set
  - Fully pipelined 16 x 16-bit parallel Multiplier-Accumulator (MAC)
  - Two 40-bit accumulators including extension bits
  - 40-bit parallel barrel shifter
  - Position Independent Code (PIC) support
  - Unique DSP addressing modes
  - On-chip memory-expandable hardware stack
  - Nested hardware DO loops
  - Fast auto-return interrupts
  - On-chip Phase Lock Loop (PLL)
  - On-Chip Emulation (OnCE™) module
  - JTAG port
  - Address Tracing mode reflects internal Program RAM accesses at external port
  - On-chip support for software patching and enhancements
- On-Chip Memories
  - Program RAM, X data RAM, and Y data RAM size is programmable:
    - 3 K x 24-bit bootstrap ROM
    - Off-Chip Memory Expansion
    - Program memory expansion to one memory space of 64 K x 24-bit words
- On-Chip Peripherals
  - Enhanced DSP56000-like 8-bit parallel Host Interface (HII08)
  - Two Synchronous Serial Interfaces (SSI0 and SSI1)
  - Triple timer module
  - As many as thirty-four programmable General Purpose Input/Output (GPIO) pins, depending on which peripherals are enabled
- Reduced Power Dissipation
  - Very low power CMOS design
  - Wait and Stop low power standby modes
  - Fully static logic, operation from the device maximum frequency down to DC
  - 32 K x 24-bit Fast Static RAM for external program memory expansion
- 16-bit CD-quality audio codec
  - Two channels of 16-bit Analog-to-Digital (A/D) conversion
  - Two channels of 16-bit Digital-to-Analog (D/A) conversion
  - Software-selectable 8-bit and 16-bit data formats, including µ-law and A-law companding
  - Stereo jacks for audio input, output, and headphones
- JTAG Controller
  - On-board DSP56602 for high-speed JTAG/OnCE serial transfers
  - JTAG connector for use with the Application Development System (ADS) Command Converter card
- Connectors
  - Host port connector
  - External memory expansion connector
  - SS10, SS11, and GPIO connector
  - RS-232 serial connector to host computer

Software Features
- Motorola’s DSP56xxx Cross Assembler
  - Produces DSP56603 binary code from source code using labels, sections, and macro definitions incorporating the DSP’s complete instruction set, all addressing modes, and all memory spaces
  - Offers macros, expression evaluation, and functions for strings, data conversion, and transcendentials
  - Creates reports for cross-references, instruction cycle count, and memory usage
  - Provides extensive error checking and reporting
- Domain Technologies debug software with Windows-based user interface
  - Symbolic debugging
  - Windows for data, code, DSP registers, commands, peripherals, etc.
  - Data and registers displayed in fractional, decimal, or hexadecimal format
  - Graphical display of memory segments
  - Up to eight simultaneous software breakpoints
  - Built-in line Assembler and disassembler
- Demonstration software and example pass-through code
- Self-test files—executable and source code
DSP56L811EVM

The DSP56L811 Evaluation Module (DSP56L811EVM) is designed as a low-cost platform for developing real-time software and hardware products to support a new generation of applications in digital messaging, two-way radio, speech processing, and consumer electronics. The user can download software to on-chip or on-board RAM, then run and debug it. The 16-bit precision of the DSP56L811 Digital Signal Processor (DSP) combined with the on-board 64 K x 16-bit external SRAM and Motorola’s MC145483 13-bit linear voice audio codec makes the DSP56L811EVM ideal for developing and implementing many messaging and audio processing algorithms, as well as for learning the architecture and instruction set of the DSP56L811 processor. The user can connect hardware, such as external memories and other devices, A/D or D/A converters, keypads, displays, and so forth via the expansion connectors.

Hardware Features

- 16-bit DSP56L811 Digital Signal Processor
- DSP56800 core
  - Efficient 16-bit fixed point DSP56800 family DSP engine
  - Up to 20 Million Instructions Per Second (MIPS) at 40 MHz
  - Single-cycle 16 x 16-bit parallel Multiplier-Accumulator (MAC)
  - Two 36-bit accumulators including extension bits
  - 16-bit bidirectional barrel shifter
  - Parallel instruction set with unique DSP addressing modes
  - Hardware DO and REP loops
  - DO loops nestable in software
- Address buses:
  - One 16-bit internal memory address bus (XAB1)
  - One 16-bit internal memory address bus (XAB2)
  - One 19-bit internal Program Address Bus (PAB)
  - One 16-bit External Address Bus (EAB)
- Data buses:
  - One 16-bit bidirectional internal memory data bus (CGDB)
  - One 16-bit unidirectional internal memory data bus (XDB2)
  - One 16-bit bidirectional dedicated Peripheral Data Bus (PGDB)
  - One 16-bit bidirectional internal Program Data Bus (PDB)
  - One 16-bit bidirectional External Data Bus (EDB)
- Instruction set supports both DSP and controller functions
- Controller style addressing modes and instructions for compact code
- Efficient C Compiler and local variable support
- Software subroutine and interrupt stack with unlimited depth
- On-Chip Memories
  - On-chip Harvard architecture permits up to three simultaneous accesses to program and data memory
  - 1 K x 16 Program RAM
  - 64 x 16 bootstrap ROM
- 2 K x 16 X data RAM
- Programs can run out of X data RAM
- Peripheral and Support Circuits
  - External Memory Interface (EMI)
  - Sixteen dedicated General Purpose Input/Output (GPIO) pins (eight pins programmable as interrupts)
  - Serial Peripheral Interface (SPI) support: Two configurable 4-pin ports (SPI0 and SPI1) (or eight additional GPIO lines)
  - Supports LCD drivers, A/D subsystems, and MCU systems
  - Supports inter-processor communications in a multiple master system
  - Demand-driven master or slave devices with high data rates
  - Synchronous Serial Interface (SSI) support: One 6-pin port (or six additional GPIO lines)
  - Supports serial devices with one or more industry-standard codecs, other DSPs, microprocessors, and Motorola SPI-compliant peripherals
  - Asynchronous or synchronous transmit and receive sections with separate or shared internal/external clocks and frame syncs
  - Network mode using frame sync and up to 32 time slots
  - 8-bit, 10-bit, 12-bit, and 16-bit data word lengths
  - Three programmable 16-bit timers (accessed using two I/O pins that can also be programmed as two additional GPIO lines)
  - Computer-Operating Properly (COP) and Real-Time Interrupt (RTI) timers
  - Two external interrupt/mode control pins
  - One external reset pin for hardware reset
  - JTAG/On-Chip Emulation (OnCE) 5-pin port for unobtrusive, processor speed-independent debugging
  - Software-programmable, Phase Lock Loop-based (PLL) frequency synthesizer for the DSP core clock
- Energy Efficient Design
  - Power-saving Wait and multiple Stop modes available
  - Fully static, HCMOS design for 40 MHz to DC operating frequencies
  - 100-pin plastic Thin Quad Flat Pack (TQFP) surface-mount package
  - 2.7 V–3.6 V power supply
- 32 K x 16-bit Fast Static RAM for expansion program memory
- 32 K x 16-bit Fast Static RAM for expansion data memory
- 13-bit linear audio codec
- Command Converter
  - Motorola MC68HC705C4 for high-speed JTAG/OnCE command conversion
  - JTAG connector for use with the Application Development System (ADS) Command Converter card
- Connectors
  - RS-232 serial interface with local microcontroller support for JTAG/OnCE port
  - Two 70-pin connectors that allow access to all DSP56L811 pins
  - Software Features
DSP56L811 EVM—Evaluation Modules (continued)

- Motorola’s DSP56xxx Cross Assembler
  - Produces DSP56L811 binary code from source code using labels, sections, and macro definitions incorporating the DSP’s complete instruction set, all addressing modes, and all memory spaces
  - Offers macros, expression evaluation, and functions for strings, data conversion, and transcendental
d  - Creates reports for cross-references, instruction cycle count, and memory usage
  - Provides extensive error checking and reporting

- Domain Technologies debug software with Windows-based user interface
  - Symbolic debugging
  - Windows for data, code, DSP registers, commands, peripherals, etc.
  - Data and registers displayed in fractional, decimal, or hexadecimal format
  - Graphical display of memory segments
  - Up to eight simultaneous software breakpoints
  - Built-in-line Assembler and disassembler

MC68175FDB FLEX™ DEVELOPMENT BOARD

The MC68175FDB FLEX Development Board is designed as a flexible platform for developing FLEX paging devices using the MC68175 FLEX™ chip decoder in conjunction with the Motorola FLEX™ 2-bit Analog-to-Digital (A/D) converter (or equivalent).

This two-chip solution simplifies the implementation of a FLEX™ paging device by accepting four-level audio signals from a wide range of readily-available paging receiver devices, and communicating via the Serial Peripheral Interface (SPI) port with a wide range of standard microcontrollers and microprocessors.

The Motorola FLEX™ 2-bit A/D converter accepts the four-level audio signal from the RF front end, and converts it to a 2-bit encoded symbol format. The symbols are passed directly to the MC68175 FLEX chip decoder, which handles the FLEX protocol, assembles the message packets, and communicates with the host microcontroller or microprocessor via the SPI connector.

MC68175FDB Features

MC68175 FLEX™ Chip Decoder IC

- FLEX paging protocol signal processor
  - Sixteen programmable user address words
  - Sixteen fixed temporary addresses
  - 1600-, 3200-, and 6400-bits-per-second decoding
  - Any-phase or single-phase decoding
  - Uses standard Serial Peripheral Interface (SPI) in Slave mode
  - Interrupt-driven communication allows low-current Stop mode operation of host processor
  - Highly programmable receiver control
  - Real-time clock time base and over-the-air update support
  - FLEX software fragmentation and group messaging support
  - Compatible with synthesized receivers
  - Low Battery Indication (external detector)

- 1.8 to 3.3 V low power operation
- 32-pin Thin Quad Flat Pack (TQFP) package

Motorola FLEX™ 2-bit A/D Converter

- 8-bit DAC peak and valley detectors
- Pin-selectable 1 kHz or 2 kHz 2-pole Butterworth low pass filter
- 2-bit A/D Converter
- 600 mVp-p input voltage range
- 30°C to + 85°C operating temperature range
- 100 mA typical operating current at VADD = 2.7 V
- Three modes of operation
  - Fast Track mode-fast approximation to signal peak and valley in one cycle
  - Slow Track mode-precise peak and valley acquisition in five more cycles
  - Hold Acquisition
  - Standby mode for low power consumption
  - 2 V and 3 V operation, ± 10%, for both VDDD and AVADD
- 14-pin SOIC package

- FLEX Development Board Configuration Options
  - BNC Connector for audio (encoder) input
  - Receiver Interface Connector
  - 38.4 kHz clock output for RF module
  - SPI connector for host communications
  - Battery Low emulation switch
  - 2 V and 3 V operation with independent analog and digital supply circuitry
  - Microprocessor/microcontroller interface buffered for 3 V or 5 V emulation support

Software

The Motorola FLEXstack™ software package is available for free download from the Motorola World-wide Web site at http://www.mot.com/FLEXstack. This package is available as C source, and is written in ANSI C to compile easily for a wide variety of host processors.
DSP Development Software

The Simulator/Macro-Assembler/Linker/Librarian software package is a development system support tool. The Simulator program imitates the operation of the DSP on a clock-cycle by clock-cycle basis and gives an accurate measurement of code execution time. All on-chip peripheral operations, memory and register updates, and exception processing activities may be functionally simulated.

User Friendly

- GUI works native to three operation systems:
  - SunOS
  - Windows 3.1
  - HPUX
- Multiple overlapping windows for the display of debugging information, command input registers, memory, and programs
- Pull down menus for ease of use:
  - Dialog boxes for selecting options of complex commands
  - Tool bar will provide fast access to commonly performed actions
  - Keyboard accelerators will be defined for commonly executed commands
  - Help viewer will be provided for viewing pre-defined help on selected topics

Debugging Capabilities for C Language and Assembly

- Assembly language symbolic or C Language source code debugging capabilities

The full-featured Macro Cross Assembler translates one or more source files containing instruction mnemonics, operands, and assembler directives into a Common Object File Format (COFF) file, which is directly loadable by the Simulator. It supports the full instruction set, memory spaces, and parallel transfer fields of the DSP.

The Linker relocates and links relocatable COFF object modules from the Assembler to create an absolute load file, which can be loaded directly into the Simulator. The Librarian utility will merge separate, relocatable object modules into a single file, allowing frequently used modules to be grouped for convenient linking and storing.

The Assembler and Linker now provide support for assembly language source-level debugging via the Simulator. Global symbols, symbols local to sections, and even underscore labels may be referenced with all scoping constructs intact. In addition, the Assembler generates information about included files and macros. The Assembler and Linker also support numbered counters ranging from 0 to 65535.

C Compiler Packages

A full ANSI C compliant Compiler, based on GNU technology, provides higher efficiency and implements more than twenty major optimization techniques. It has improved in-line assembly capability and an ANSI C preprocessor. The package includes the C Compiler, a new COFF Assembler, Linker, complete ANSI C Libraries, and a new C source level debugger, as well as expanded user’s reference manual. The software package is available for various host computers listed.