### PLUS20R8D/-7 SERIES

#### **FEATURES**

- Ultra high-speed
  - t<sub>PD</sub> = 7.5ns and f<sub>MAX</sub> = 74MHz for the PLUS20R8-7 Series
  - t<sub>PD</sub> = 10ns and f<sub>MAX</sub> = 60 MHz for the PLUS20R8D Series
- 100% functionally and pin-for-pin compatible with industry standard 24-pin PAL<sup>®</sup> ICs
- Power-up reset function to enhance state machine design and testability
- Design support provided via SLICE and other CAD tools for Series 24 PAL devices
- Field-programmable on industry standard programmers
- Security fuse
- Individual 3-State control of all outputs

#### **DESCRIPTION**

The Philips Semiconductors PLUS20XX family consists of ultra high-speed 7.5ns and 10ns versions of Series 24 PAL devices.

The PLUS20XX family is 100% functional and pin-compatible with the 20L8, 20R8, 20R6, and 20R4 Series devices.

The sum of products (AND-OR) architecture is comprised of 64 AND gates and 8 fixed OR gates. Multiple bidirectional pins provide variable input/output pin ratios. Individual 3-State control of all outputs and registers with feedback (R8, R6, R4) is also provided. Proprietary designs can be protected by programming the security fuse.

The PLUS20R8, R6, and R4 have D-type flip-flops which are loaded on the Low-to-High transition of the clock input.

In order to facilitate state machine design and testing, a power-up reset function has been incorporated into these devices to reset all

internal registers to active-Low after a specific period of time.

The Philips Semiconductors State-of-the-Art oxide isolation Bipolar fabrication process is employed to achieve high-performance operation.

The PLUS20XX family of devices are field programmable, enabling the user to quickly generate custom patterns using standard programming equipment. See the programmer chart for qualified programmers.

The SNAP software package from Philips Semiconductors supports easy design entry for the PLUS20XX series as well as other PLD devices from Philips Semiconductors. The PLUS20XX series are also supported by other standard CAD tools for PAL-type devices.

Order codes are listed in the Ordering Information table.

DEVICE NUMBER	DEDICATED INPUTS	COMBINATORIAL OUTPUTS	REGISTERED OUTPUTS
PLUS20L8	14	8 (6 I/O)	0
PLUS20R8	12	0	8
PLUS20R6	12	2 I/O	6
PLUS20R4	12	4 I/O	4


#### ORDERING INFORMATION


DESCRIPTION	ORDER CODE	DRAWING NUMBER
24-Pin (300mils-wide) Plastic Dual-In-Line Package (DIP)	PLUS20R8DN PLUS20R6DN PLUS20R4DN PLUS20L8DN PLUS20R8–7N PLUS20R6–7N PLUS20R4–7N PLUS20R4–7N PLUS20R4–7N	0410D
28-Pin (300mils-wide) Plastic Leaded Chip Carrier (PLCC)	PLUS20R8DA PLUS20R6DA PLUS20R4DA PLUS20L8DA PLUS20R8–7A PLUS20R6–7A PLUS20R4–7A PLUS20R4–7A	0401F

<sup>®</sup>PAL is a registered trademark of Advanced Micro Devices, Inc.

## PLUS20R8D/-7 SERIES


#### **PIN CONFIGURATIONS**






## PLUS20R8D/-7 SERIES


#### PIN CONFIGURATIONS






## PLUS20R8D/-7 SERIES

LOGIC DIAGRAM PLUS20L8




### PLUS20R8D/-7 SERIES

**LOGIC DIAGRAM** PLUS20R8




## PLUS20R8D/-7 SERIES

LOGIC DIAGRAM PLUS20R6



## PLUS20R8D/-7 SERIES

LOGIC DIAGRAM PLUS20R4



### PLUS20R8D/-7 SERIES

#### **FUNCTIONAL DESCRIPTIONS**

The PLUS20XX series utilizes the familiar sum-of-products implementation consisting of a programmable AND array and a fixed OR array. These devices are capable of replacing an equivalent of four or more SSI/MSI integrated circuits to reduce package count and board area occupancy, consequently improving reliability and design cycle over Standard Cell or gate array options. By programming the security fuse, proprietary designs can be protected from duplication.

The PLUS20XX series consists of four PAL-type devices. Depending on the particular device type, there are a variable number of combinatorial and registered outputs available to the designer. The PLUS20L8 is a combinatorial part with 8 user configurable outputs (6 bidirectional), while the other three devices, PLUS20R8, PLUS20R6, PLUS20R4, have respectively 8, 6, and 4 output registers.

#### **3-State Outputs**

The PLUS20XX series devices also feature 3-State output buffers on each output pin which can be programmed for individual control of all outputs. The registered outputs (Qn) are controlled by an external input (/OE), and the combinatorial outputs (On, Bn) use a product term to control the enable function.

#### **Programmable Bidirectional Pins**

The PLUS20XX products feature variable Input/Output ratios. In addition to 12 dedicated inputs, each combinatorial output pin of the registered devices can be individually programmed as an input or output. The PLUS20L8 provides 14 dedicated inputs and 6 Bidirectional I/O lines that can be individually configured as inputs or outputs.

#### **Output Registers**

The PLUS20R8 has 8 output registers, the 20R6 has 6, and the 20R4 has 4. Each output register is a D-type flip-flop which is loaded on the Low-to-High transition of the clock input. These output registers are capable of feeding the outputs of the registers back into the array to facilitate design of synchronous state machines.

#### **Power-up Reset**

By resetting all flip-flops to a logic Low, as the power is turned on, the PLUS20R8, R6, R4 enhance state machine design and initialization capability.

#### **Software Support**

Like other Programmable Logic Devices from Philips Semiconductors, the PLUS20XX

series are supported by SLICE, the PC-based software development tool from Philips Semiconductors. The PLUS20XX family of devices are also supported by standard CAD tools for PAL devices, including ABEL and CUPL.

SLICE is available free of charge to qualified users.

#### Logic Programming


The PLUS20XX series is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Philips Semiconductors SNAP design software package. ABEL™ CUPL™ and PALASM® 90 design software packages also support the PLUS20XX architecture.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

## PROGRAMMING/SOFTWARE SUPPORT

Refer to Section 9 (Development Software) and Section 10 (Third-Party Programmer/ Software Support) of the PLD data handbook for additional information.

#### AND ARRAY - (I, B)



#### **VIRGIN STATE**

A factory shipped virgin device contains all fusible links intact, such that:

- All outputs are at "H" polarity.
- 2. All P<sub>n</sub> terms are disabled.
- 3. All Pn terms are active on all outputs.

## PLUS20R8D/-7 SERIES

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

	RATINGS			
SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	-0.5	+7	$V_{DC}$
V <sub>IN</sub>	Input voltage	-1.2	+8.0	$V_{DC}$
V <sub>OUT</sub>	Output voltage	-0.5	V <sub>CC</sub> + 0.5V	$V_{DC}$
I <sub>IN</sub>	Input currents	-30	+30	mA
I <sub>OUT</sub>	Output currents		+100	mA
T <sub>stg</sub>	Storage temperature range	-65	+150	°C

#### THERMAL RATINGS

TEMPERATURE			
Maximum junction	150°C		
Maximum ambient	75°C		
Allowable thermal rise ambient to junction	75°C		

#### NOTE:

#### **OPERATING RANGES**

		RATINGS		
SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	+4.75	+5.25	V <sub>DC</sub>
T <sub>amb</sub>	Operating free-air temperature	0	+75	°C

Stresses above those listed may cause malfunction or permanent damage to the device.
 This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

## PLUS20R8D/-7 SERIES

#### DC ELECTRICAL CHARACTERISTICS

 $0^{\circ}C \leq T_{amb} \leq +75^{\circ}C,~4.75 \leq V_{CC} \leq 5.25V$ 

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>1</sup>	MAX	UNIT
Input voltag	je <sup>2</sup>		•			
$V_{IL}$	Low	V <sub>CC</sub> = MIN			0.8	V
$V_{IH}$	High	$V_{CC} = MAX$	2.0			V
$V_{IC}$	Clamp	$V_{CC} = MIN$ , $I_{IN} = -18mA$		-0.8	-1.5	V
Output volt	age					
		$V_{CC} = MIN, V_{IN} = V_{IH} \text{ or } V_{IL}$				
$V_{OL}$	Low	$I_{OL} = 24mA$			0.5	V
$V_{OH}$	High	$I_{OH} = -3.2$ mA	2.4			V
Input curre	nt					
		V <sub>CC</sub> = MAX				
I <sub>IL</sub>	Low <sup>3</sup>	$V_{IN} = 0.40V$			-250	μΑ
I <sub>IH</sub>	High <sup>3</sup>	$V_{IN} = 2.7V$			25	μΑ
I <sub>I</sub>	Maximum input current	$V_{IN} = V_{CC} = V_{CCMAX}$			100	μΑ
Output curr	ent					
		V <sub>CC</sub> = MAX				
l <sub>OZH</sub>	Output leakage	$V_{OUT} = 2.7V$			100	μΑ
I <sub>OZL</sub>	Output leakage	$V_{OUT} = 0.4V$			-100	μΑ
Ios	Short circuit <sup>4, 5</sup>	$V_{OUT} = 0V$	-30		-90	mA
I <sub>CC</sub>	V <sub>CC</sub> supply current	V <sub>CC</sub> = MAX		150	210	mA
Capacitanc	e <sup>6</sup>					
C <sub>IN</sub>	Input	V <sub>CC</sub> = 5V				
		$V_{OUT} = 2.0V$		8		pF
C <sub>B</sub>	I/O (B)	$V_{OUT} = 2V, f = 1MHz$		8		pF

- All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = +25°C.
   All voltage values are with respect to network ground terminal.
   Leakage current for bidirectional pins is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> or I<sub>IH</sub> and I<sub>OZH</sub>.
- 4. Test one at a time.
- 5. Duration of short circuit should not exceed 1 second.6. These parameters are not 100% tested but periodically sampled.

## PLUS20R8D/-7 SERIES

#### AC ELECTRICAL CHARACTERISTICS

 $R_1 = 200\Omega$ ,  $R_2 = 390\Omega$ ,  $0^{\circ}C \le T_{amb} \le +75^{\circ}C$ ,  $4.75 \le V_{CC} \le 5.25V$ 

	PARAMETER	FROM	то	LIMITS					
SYMBOL				-7			D		UNIT
				MIN <sup>1</sup>	TYP	MAX	MIN <sup>1</sup>	MAX	
Pulse Wid	lth								
t <sub>CKH</sub>	Clock High	CK+	CK-	5			7		ns
t <sub>CKL</sub>	Clock Low	CK-	CK+	5			7		ns
t <sub>CKP</sub>	Period	CK+	CK+	10			14		ns
Setup & H	lold time								
t <sub>IS</sub>	Input	Input or feedback	CK+	7			9		ns
t <sub>IH</sub>	Input	CK+	Input or feedback	0			0		ns
Propagati	on delay					_			_
t <sub>CKO</sub>	Clock	CK±	Q±	3		6.5	3	7.5	ns
t <sub>CKF</sub>	Clock <sup>3</sup>	CK±	Q			3		6.5	ns
t <sub>PD</sub>	Output (20L8, R6, R4) <sup>2</sup>	I, B	Output	3		7.5	3	10	ns
t <sub>OE1</sub>	Output enable <sup>4</sup>	ŌĒ	Output enable	3		8	3	10	ns
t <sub>OE2</sub>	Output enable <sup>4,5</sup>	I	Output enable	3		10	3	10	ns
t <sub>OD1</sub>	Output disable <sup>4</sup>	ŌĒ	Output disable	3		8	3	10	ns
t <sub>OD2</sub>	Output disable <sup>4,5</sup>	I	Output disable	3		10	3	10	ns
t <sub>SKW</sub>	Output	Q	Q			1		1	ns
t <sub>PPR</sub>	Power-Up Reset	V <sub>CC</sub> +	Q+			10		10	ns
Frequenc	y (20R8, R6, R4)		•	-	-		•	-	-
	No feedback 1/ (t <sub>CKL</sub> + t <sub>CK</sub>	H) <sup>6</sup>			100		71.4		MHz
$f_{MAX}$	Internal feedback 1/ (t <sub>IS</sub> +	CKF)6			90		64.5		MHz
	External feedback 1/ (t <sub>IS</sub> +	t <sub>CKO</sub> ) <sup>6</sup>			74		60.6		MHz

For definitions of the terms, please refer to the Timing/Frequency Definitions tables.

#### NOTES:


- 1. CL = 0pF while measuring minimum output delays.
- 2.  $t_{PD}$  test conditions: CL = 50pF (with jig and scope capacitance),  $V_{IH} = 3V$ ,  $V_{IL} = 0V$ ,  $V_{OH} = V_{OL} = 1.5V$ .
- t<sub>CKF</sub> was calculated from measured Internal f<sub>MAX</sub>.
   For 3-State output; output enable times are tested with C<sub>L</sub> = 50pF to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C<sub>L</sub> = 5pF. High-to-High impedance tests are made to an output voltage of V<sub>T</sub> = (V<sub>OH</sub> 0.5V) with S<sub>1</sub> open, and Low-to-High impedance tests are made to the V<sub>T</sub> = (V<sub>OL</sub> + 0.5V) level with S<sub>1</sub> closed.
   Same function as t<sub>OE1</sub> and t<sub>OD1</sub>, with the difference of using product term control.
- 6. Not 100% tested, but calculated at initial characterization and at any time a modification in design takes place which may affect the frequency.

### PLUS20R8D/-7 SERIES


#### **OUTPUT REGISTER PRELOAD**

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- Step 1. With  $V_{CC}$  at 5V and Pin 1 at  $V_{IL}$ , raise Pin 13 to  $V_{IHH}$ .
- Step 2. Apply either  $V_{IL}$  or  $V_{IH}$  to the output corresponding to the register to be preloaded.
- Step 3. Pulse Pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower Pin 13 to V<sub>IL</sub>. Preload can be verified by observing the voltage level at the output pin.




#### **TEST LOAD CIRCUIT**




## PLUS20R8D/-7 SERIES

### **OUTPUT REGISTER SKEW**




#### **CLOCK TO FEEDBACK PATH**



## PLUS20R8D/-7 SERIES

#### TIMING DIAGRAMS<sup>1, 2</sup>



#### **TIMING DEFINITIONS**

SYMBOL	PARAMETER
t <sub>CKH</sub>	Width of input clock pulse.
t <sub>CKL</sub>	Interval between clock pulses.
t <sub>CKP</sub>	Clock period.
t <sub>IS</sub>	Required delay between beginning of valid input and positive transition of clock.
t <sub>IH</sub>	Required delay between positive transition of clock and end of valid input data.
t <sub>CKF</sub>	Delay between positive transition of clock and when internal $\overline{\mathbb{Q}}$ output of flip-flop becomes valid.
t <sub>CKO</sub>	Delay between positive transition of clock and when outputs become valid (with OE Low).
t <sub>OE1</sub>	Delay between beginning of Output Enable Low and when outputs become valid.
t <sub>OD1</sub>	Delay between beginning of Output Enable High and when outputs are in the Off-State.
t <sub>OE2</sub>	Delay between predefined Output Enable High, and when combinational outputs become valid.
t <sub>OD2</sub>	Delay between predefined Output Enable Low and when combinational outputs are in the Off-State.
t <sub>PPR</sub>	Delay between V <sub>CC</sub> (after power-on) and when flip-flop outputs become preset at "1" (internal Q outputs at "0").
t <sub>PD</sub>	Propagation delay between combinational inputs and outputs.

#### FREQUENCY DEFINITIONS


fmax	No feedback: Determined by
	the minimum clock period,
	1/(t <sub>CKL</sub> + t <sub>CKH</sub> ).
	Internal feedback:
	Determined by the internal
	delay from flip-flop outputs
	through the internal feedback
	and array to the flip-flop
	inputs, 1/(t <sub>IS</sub> + t <sub>CKF</sub> ).
	External feedback:
	Determined by clock-to-output
	delay and input setup time,
	$1/(t_{IS} + t_{CKO})$ .

#### NOTES:

- 1. Input pulse amplitude is 0V to 3V.
- 2. Input rise and fall times are 2.5ns.

## PLUS20R8D/-7 SERIES

#### **SNAP RESOURCE SUMMARY DESIGNATIONS**



## PLUS20R8D/-7 SERIES

### **SNAP RESOURCE SUMMARY DESIGNATIONS (Continued)**

